Commit cc20131a authored by Marius Wachtler's avatar Marius Wachtler

Fix assert during cfg generation when encountering 'while: return 1 else:'

parent f963786c
...@@ -1837,9 +1837,14 @@ public: ...@@ -1837,9 +1837,14 @@ public:
jend->target = end; jend->target = end;
curblock->connectTo(end); curblock->connectTo(end);
} }
curblock = end;
if (end->predecessors.size() == 0) {
delete end;
curblock = NULL;
} else {
curblock = end;
cfg->placeBlock(end); cfg->placeBlock(end);
}
return true; return true;
} }
......
...@@ -5,3 +5,11 @@ def f(): ...@@ -5,3 +5,11 @@ def f():
break break
break break
f() f()
def f2(x):
while x:
return 1
else:
return 2
print f2(1)
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment