Commit 188ffcd7 authored by Moudy Ho's avatar Moudy Ho Committed by AngeloGioacchino Del Regno

arm64: dts: mediatek: mt8183: correct MDP3 DMA-related nodes

In order to generalize the node names, the DMA-related nodes
corresponding to MT8183 MDP3 need to be corrected.

Fixes: 60a2fb8d ("arm64: dts: mt8183: add MediaTek MDP3 nodes")
Signed-off-by: default avatarMoudy Ho <moudy.ho@mediatek.com>
Reviewed-by: default avatarAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Signed-off-by: default avatarAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
parent 6b7e0eb6
...@@ -1781,7 +1781,7 @@ mmsys: syscon@14000000 { ...@@ -1781,7 +1781,7 @@ mmsys: syscon@14000000 {
mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>; mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>;
}; };
mdp3-rdma0@14001000 { dma-controller0@14001000 {
compatible = "mediatek,mt8183-mdp3-rdma"; compatible = "mediatek,mt8183-mdp3-rdma";
reg = <0 0x14001000 0 0x1000>; reg = <0 0x14001000 0 0x1000>;
mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x1000 0x1000>; mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x1000 0x1000>;
...@@ -1793,6 +1793,7 @@ mdp3-rdma0@14001000 { ...@@ -1793,6 +1793,7 @@ mdp3-rdma0@14001000 {
iommus = <&iommu M4U_PORT_MDP_RDMA0>; iommus = <&iommu M4U_PORT_MDP_RDMA0>;
mboxes = <&gce 20 CMDQ_THR_PRIO_LOWEST 0>, mboxes = <&gce 20 CMDQ_THR_PRIO_LOWEST 0>,
<&gce 21 CMDQ_THR_PRIO_LOWEST 0>; <&gce 21 CMDQ_THR_PRIO_LOWEST 0>;
#dma-cells = <1>;
}; };
mdp3-rsz0@14003000 { mdp3-rsz0@14003000 {
...@@ -1813,7 +1814,7 @@ mdp3-rsz1@14004000 { ...@@ -1813,7 +1814,7 @@ mdp3-rsz1@14004000 {
clocks = <&mmsys CLK_MM_MDP_RSZ1>; clocks = <&mmsys CLK_MM_MDP_RSZ1>;
}; };
mdp3-wrot0@14005000 { dma-controller@14005000 {
compatible = "mediatek,mt8183-mdp3-wrot"; compatible = "mediatek,mt8183-mdp3-wrot";
reg = <0 0x14005000 0 0x1000>; reg = <0 0x14005000 0 0x1000>;
mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>; mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>;
...@@ -1822,6 +1823,7 @@ mdp3-wrot0@14005000 { ...@@ -1822,6 +1823,7 @@ mdp3-wrot0@14005000 {
power-domains = <&spm MT8183_POWER_DOMAIN_DISP>; power-domains = <&spm MT8183_POWER_DOMAIN_DISP>;
clocks = <&mmsys CLK_MM_MDP_WROT0>; clocks = <&mmsys CLK_MM_MDP_WROT0>;
iommus = <&iommu M4U_PORT_MDP_WROT0>; iommus = <&iommu M4U_PORT_MDP_WROT0>;
#dma-cells = <1>;
}; };
mdp3-wdma@14006000 { mdp3-wdma@14006000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment