Commit 4d742e62 authored by Heiko Stuebner's avatar Heiko Stuebner

clk: rockchip: add binding id for ARMCLK

Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
Reviewed-by: default avatarDoug Anderson <dianders@chromium.org>
parent 7d1311b9
...@@ -20,6 +20,7 @@ ...@@ -20,6 +20,7 @@
#define PLL_GPLL 4 #define PLL_GPLL 4
#define CORE_PERI 5 #define CORE_PERI 5
#define CORE_L2C 6 #define CORE_L2C 6
#define ARMCLK 7
/* sclk gates (special clocks) */ /* sclk gates (special clocks) */
#define SCLK_UART0 64 #define SCLK_UART0 64
......
...@@ -19,6 +19,7 @@ ...@@ -19,6 +19,7 @@
#define PLL_CPLL 3 #define PLL_CPLL 3
#define PLL_GPLL 4 #define PLL_GPLL 4
#define PLL_NPLL 5 #define PLL_NPLL 5
#define ARMCLK 6
/* sclk gates (special clocks) */ /* sclk gates (special clocks) */
#define SCLK_GPU 64 #define SCLK_GPU 64
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment