Commit b21bb61d authored by Sibi Sankar's avatar Sibi Sankar Committed by Bjorn Andersson

arm64: dts: qcom: sc7180: Add OSM L3 interconnect provider

Add Operation State Manager (OSM) L3 interconnect provider on SC7180 SoCs.
Acked-by: default avatarGeorgi Djakov <georgi.djakov@linaro.org>
Reviewed-by: default avatarEvan Green <evgreen@chromium.org>
Signed-off-by: default avatarSibi Sankar <sibis@codeaurora.org>
Link: https://lore.kernel.org/r/20200227105632.15041-8-sibis@codeaurora.orgSigned-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
parent 74f26599
...@@ -1988,6 +1988,16 @@ apps_bcm_voter: bcm_voter { ...@@ -1988,6 +1988,16 @@ apps_bcm_voter: bcm_voter {
}; };
}; };
osm_l3: interconnect@18321000 {
compatible = "qcom,sc7180-osm-l3";
reg = <0 0x18321000 0 0x1400>;
clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
clock-names = "xo", "alternate";
#interconnect-cells = <1>;
};
cpufreq_hw: cpufreq@18323000 { cpufreq_hw: cpufreq@18323000 {
compatible = "qcom,cpufreq-hw"; compatible = "qcom,cpufreq-hw";
reg = <0 0x18323000 0 0x1400>, <0 0x18325800 0 0x1400>; reg = <0 0x18323000 0 0x1400>, <0 0x18325800 0 0x1400>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment