Commit c8486eef authored by Prike Liang's avatar Prike Liang Committed by Alex Deucher

drm/amdgpu: add GFX_PIPELINE capacity check for updating gfx cgpg

Before disable gfx pipeline power gating need check the flag AMD_PG_SUPPORT_GFX_PIPELINE.
Signed-off-by: default avatarPrike Liang <Prike.Liang@amd.com>
Reviewed-by: default avatarHuang Rui <ray.huang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent ed476602
...@@ -4296,6 +4296,7 @@ static void gfx_v9_0_update_gfx_cg_power_gating(struct amdgpu_device *adev, ...@@ -4296,6 +4296,7 @@ static void gfx_v9_0_update_gfx_cg_power_gating(struct amdgpu_device *adev,
gfx_v9_0_enable_gfx_pipeline_powergating(adev, true); gfx_v9_0_enable_gfx_pipeline_powergating(adev, true);
} else { } else {
gfx_v9_0_enable_gfx_cg_power_gating(adev, false); gfx_v9_0_enable_gfx_cg_power_gating(adev, false);
if (adev->pg_flags & AMD_PG_SUPPORT_GFX_PIPELINE)
gfx_v9_0_enable_gfx_pipeline_powergating(adev, false); gfx_v9_0_enable_gfx_pipeline_powergating(adev, false);
} }
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment