Commit 157cc5aa authored by Michael Hennerich's avatar Michael Hennerich Committed by Bryan Wu

Blackfin arch: Disable CACHELINE_ALIGNED_L1 for BF54x by default

Signed-off-by: default avatarMichael Hennerich <michael.hennerich@analog.com>
Signed-off-by: default avatarBryan Wu <bryan.wu@analog.com>
parent f40d24d9
...@@ -540,7 +540,8 @@ config IP_CHECKSUM_L1 ...@@ -540,7 +540,8 @@ config IP_CHECKSUM_L1
config CACHELINE_ALIGNED_L1 config CACHELINE_ALIGNED_L1
bool "Locate cacheline_aligned data to L1 Data Memory" bool "Locate cacheline_aligned data to L1 Data Memory"
default y default y if !BF54x
default n if BF54x
depends on !BF531 depends on !BF531
help help
If enabled cacheline_anligned data is linked If enabled cacheline_anligned data is linked
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment