Commit 3a767b35 authored by Shaik Ameer Basha's avatar Shaik Ameer Basha Committed by Tomasz Figa

clk: samsung: exynos5420: add clocks for ISP block

This patch adds minimum set of clocks to gate ISP block for
power saving.
Signed-off-by: default avatarRahul Sharma <rahul.sharma@samsung.com>
Signed-off-by: default avatarShaik Ameer Basha <shaik.ameer@samsung.com>
Signed-off-by: default avatarTomasz Figa <t.figa@samsung.com>
parent dbd713bb
This diff is collapsed.
...@@ -175,6 +175,13 @@ ...@@ -175,6 +175,13 @@
#define CLK_ACLK_G3D 500 #define CLK_ACLK_G3D 500
#define CLK_G3D 501 #define CLK_G3D 501
#define CLK_SMMU_MIXER 502 #define CLK_SMMU_MIXER 502
#define CLK_SCLK_UART_ISP 510
#define CLK_SCLK_SPI0_ISP 511
#define CLK_SCLK_SPI1_ISP 512
#define CLK_SCLK_PWM_ISP 513
#define CLK_SCLK_ISP_SENSOR0 514
#define CLK_SCLK_ISP_SENSOR1 515
#define CLK_SCLK_ISP_SENSOR2 516
/* mux clocks */ /* mux clocks */
#define CLK_MOUT_HDMI 640 #define CLK_MOUT_HDMI 640
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment