Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
3f69c0c1
Commit
3f69c0c1
authored
Sep 15, 2008
by
Russell King
Committed by
Russell King
Oct 01, 2008
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[ARM] Convert ARMv7 to use TEX remapping
Signed-off-by:
Russell King
<
rmk+kernel@arm.linux.org.uk
>
parent
639b0ae7
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
33 additions
and
4 deletions
+33
-4
arch/arm/mm/proc-v7.S
arch/arm/mm/proc-v7.S
+33
-4
No files found.
arch/arm/mm/proc-v7.S
View file @
3f69c0c1
...
...
@@ -100,11 +100,36 @@ ENTRY(cpu_v7_switch_mm)
*
-
pte
-
PTE
value
to
store
*
-
ext
-
value
for
extended
PTE
bits
*/
armv6_mt_table
cpu_v7
ENTRY
(
cpu_v7_set_pte_ext
)
#ifdef CONFIG_MMU
armv6_set_pte_ext
cpu_v7
str
r1
,
[
r0
],
#-
2048
@
linux
version
bic
r3
,
r1
,
#
0x000003f0
bic
r3
,
r3
,
#
PTE_TYPE_MASK
orr
r3
,
r3
,
r2
orr
r3
,
r3
,
#
PTE_EXT_AP0
|
2
tst
r2
,
#
1
<<
4
orrne
r3
,
r3
,
#
PTE_EXT_TEX
(
1
)
tst
r1
,
#
L_PTE_WRITE
tstne
r1
,
#
L_PTE_DIRTY
orreq
r3
,
r3
,
#
PTE_EXT_APX
tst
r1
,
#
L_PTE_USER
orrne
r3
,
r3
,
#
PTE_EXT_AP1
tstne
r3
,
#
PTE_EXT_APX
bicne
r3
,
r3
,
#
PTE_EXT_APX
|
PTE_EXT_AP0
tst
r1
,
#
L_PTE_EXEC
orreq
r3
,
r3
,
#
PTE_EXT_XN
tst
r1
,
#
L_PTE_YOUNG
tstne
r1
,
#
L_PTE_PRESENT
moveq
r3
,
#
0
str
r3
,
[
r0
]
mcr
p15
,
0
,
r0
,
c7
,
c10
,
1
@
flush_pte
#endif
mov
pc
,
lr
...
...
@@ -148,6 +173,10 @@ __v7_setup:
mov
r10
,
#
0x1f
@
domains
0
,
1
=
manager
mcr
p15
,
0
,
r10
,
c3
,
c0
,
0
@
load
domain
access
register
#endif
ldr
r5
,
=
0x40e040e0
ldr
r6
,
=
0xff0aa1a8
mcr
p15
,
0
,
r5
,
c10
,
c2
,
0
@
write
PRRR
mcr
p15
,
0
,
r6
,
c10
,
c2
,
1
@
write
NMRR
adr
r5
,
v7_crval
ldmia
r5
,
{
r5
,
r6
}
mrc
p15
,
0
,
r0
,
c1
,
c0
,
0
@
read
control
register
...
...
@@ -163,7 +192,7 @@ __v7_setup:
*/
.
type
v7_crval
,
#
object
v7_crval
:
crval
clear
=
0x0120c302
,
mmuset
=
0x
0
0c0387d
,
ucset
=
0x00c0187c
crval
clear
=
0x0120c302
,
mmuset
=
0x
1
0c0387d
,
ucset
=
0x00c0187c
__v7_setup_stack
:
.
space
4
*
11
@
11
registers
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment