Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
452ae362
Commit
452ae362
authored
Apr 29, 2003
by
Russell King
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[ARM] Switch to SVC mode using read/modify/write.
parent
53e0f559
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
12 additions
and
6 deletions
+12
-6
arch/arm/kernel/entry-armv.S
arch/arm/kernel/entry-armv.S
+12
-6
No files found.
arch/arm/kernel/entry-armv.S
View file @
452ae362
...
@@ -1093,8 +1093,10 @@ vector_data: @
...
@@ -1093,8 +1093,10 @@ vector_data: @
@
@
@
now
branch
to
the
relevant
MODE
handling
routine
@
now
branch
to
the
relevant
MODE
handling
routine
@
@
mov
r13
,
#
PSR_I_BIT
|
MODE_SVC
mrs
r13
,
cpsr
msr
spsr_c
,
r13
@
switch
to
SVC_32
mode
bic
r13
,
r13
,
#
MODE_MASK
orr
r13
,
r13
,
#
MODE_SVC
msr
spsr
,
r13
@
switch
to
SVC_32
mode
and
lr
,
lr
,
#
15
and
lr
,
lr
,
#
15
ldr
lr
,
[
pc
,
lr
,
lsl
#
2
]
ldr
lr
,
[
pc
,
lr
,
lsl
#
2
]
...
@@ -1135,8 +1137,10 @@ vector_prefetch:
...
@@ -1135,8 +1137,10 @@ vector_prefetch:
@
@
@
now
branch
to
the
relevant
MODE
handling
routine
@
now
branch
to
the
relevant
MODE
handling
routine
@
@
mov
r13
,
#
PSR_I_BIT
|
MODE_SVC
mrs
r13
,
cpsr
msr
spsr_c
,
r13
@
switch
to
SVC_32
mode
bic
r13
,
r13
,
#
MODE_MASK
orr
r13
,
r13
,
#
MODE_SVC
msr
spsr
,
r13
@
switch
to
SVC_32
mode
ands
lr
,
lr
,
#
15
ands
lr
,
lr
,
#
15
ldr
lr
,
[
pc
,
lr
,
lsl
#
2
]
ldr
lr
,
[
pc
,
lr
,
lsl
#
2
]
...
@@ -1176,8 +1180,10 @@ vector_undefinstr:
...
@@ -1176,8 +1180,10 @@ vector_undefinstr:
@
@
@
now
branch
to
the
relevant
MODE
handling
routine
@
now
branch
to
the
relevant
MODE
handling
routine
@
@
mov
r13
,
#
PSR_I_BIT
|
MODE_SVC
mrs
r13
,
cpsr
msr
spsr_c
,
r13
@
switch
to
SVC_32
mode
bic
r13
,
r13
,
#
MODE_MASK
orr
r13
,
r13
,
#
MODE_SVC
msr
spsr
,
r13
@
switch
to
SVC_32
mode
and
lr
,
lr
,
#
15
and
lr
,
lr
,
#
15
ldr
lr
,
[
pc
,
lr
,
lsl
#
2
]
ldr
lr
,
[
pc
,
lr
,
lsl
#
2
]
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment