Commit 462a70d8 authored by Tao Zhou's avatar Tao Zhou Committed by Alex Deucher

drm/amdgpu: correct reference clock value on navi10

remove the divisor 4
Signed-off-by: default avatarTao Zhou <tao.zhou1@amd.com>
Acked-by: default avatarJack Xiao <Jack.Xiao@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent c877dff7
......@@ -122,7 +122,7 @@ static u32 nv_get_config_memsize(struct amdgpu_device *adev)
static u32 nv_get_xclk(struct amdgpu_device *adev)
{
return adev->clock.spll.reference_freq / 4;
return adev->clock.spll.reference_freq;
}
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment