Skip to content

L
linux
Commit 51f94a7b authored by Bartlomiej Zolnierkiewicz's avatar Bartlomiej Zolnierkiewicz Committed by Greg Kroah-Hartman
Browse files
Options

Staging: rt2860: remove dead RT_BIG_ENDIAN code 

Signed-off-by: default avatarBartlomiej Zolnierkiewicz <bzolnier@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@suse.de>
parent b34b33ca
Hide whitespace changes
Inline Side-by-side
Showing with 50 additions and 2062 deletions
drivers/staging/rt2860/2860_main_dev.c
View file @ 51f94a7b
...@@ -1167,9 +1167,7 @@ VOID RT28xx_UpdateBeaconToAsic( ...@@ -1167,9 +1167,7 @@ VOID RT28xx_UpdateBeaconToAsic(
else else
{ {
ptr = (PUCHAR)&pAd->BeaconTxWI; ptr = (PUCHAR)&pAd->BeaconTxWI;
#ifdef RT_BIG_ENDIAN
RTMPWIEndianChange(ptr, TYPE_TXWI);
#endif
for (i=0; i<TXWI_SIZE; i+=4) // 16-byte TXWI field for (i=0; i<TXWI_SIZE; i+=4) // 16-byte TXWI field
{ {
UINT32 longptr = *ptr + (*(ptr+1)<<8) + (*(ptr+2)<<16) + (*(ptr+3)<<24); UINT32 longptr = *ptr + (*(ptr+1)<<8) + (*(ptr+2)<<16) + (*(ptr+3)<<24);
......
drivers/staging/rt2860/common/2860_rtmp_init.c
View file @ 51f94a7b
...@@ -173,9 +173,6 @@ NDIS_STATUS RTMPAllocTxRxRingMemory( ...@@ -173,9 +173,6 @@ NDIS_STATUS RTMPAllocTxRxRingMemory(
pTxD->SDPtr0 = BufBasePaLow; pTxD->SDPtr0 = BufBasePaLow;
// advance to next ring descriptor address // advance to next ring descriptor address
pTxD->DMADONE = 1; pTxD->DMADONE = 1;
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
#endif
RingBasePaLow += TXD_SIZE; RingBasePaLow += TXD_SIZE;
RingBaseVa = (PUCHAR) RingBaseVa + TXD_SIZE; RingBaseVa = (PUCHAR) RingBaseVa + TXD_SIZE;
...@@ -236,9 +233,6 @@ NDIS_STATUS RTMPAllocTxRxRingMemory( ...@@ -236,9 +233,6 @@ NDIS_STATUS RTMPAllocTxRxRingMemory(
pTxD = (PTXD_STRUC) pAd->MgmtRing.Cell[index].AllocVa; pTxD = (PTXD_STRUC) pAd->MgmtRing.Cell[index].AllocVa;
pTxD->DMADONE = 1; pTxD->DMADONE = 1;
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
#endif
// no pre-allocated buffer required in MgmtRing for scatter-gather case // no pre-allocated buffer required in MgmtRing for scatter-gather case
} }
DBGPRINT(RT_DEBUG_TRACE, ("MGMT Ring: total %d entry allocated\n", index)); DBGPRINT(RT_DEBUG_TRACE, ("MGMT Ring: total %d entry allocated\n", index));
...@@ -318,10 +312,6 @@ NDIS_STATUS RTMPAllocTxRxRingMemory( ...@@ -318,10 +312,6 @@ NDIS_STATUS RTMPAllocTxRxRingMemory(
pRxD = (PRXD_STRUC) pAd->RxRing.Cell[index].AllocVa; pRxD = (PRXD_STRUC) pAd->RxRing.Cell[index].AllocVa;
pRxD->SDP0 = RTMP_GetPhysicalAddressLow(pDmaBuf->AllocPa); pRxD->SDP0 = RTMP_GetPhysicalAddressLow(pDmaBuf->AllocPa);
pRxD->DDONE = 0; pRxD->DDONE = 0;
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pRxD, TYPE_RXD);
#endif
} }
DBGPRINT(RT_DEBUG_TRACE, ("Rx Ring: total %d entry allocated\n", index)); DBGPRINT(RT_DEBUG_TRACE, ("Rx Ring: total %d entry allocated\n", index));
...@@ -821,10 +811,6 @@ PNDIS_PACKET GetPacketFromRxRing( ...@@ -821,10 +811,6 @@ PNDIS_PACKET GetPacketFromRxRing(
IN OUT UINT32 *pRxPending) IN OUT UINT32 *pRxPending)
{ {
PRXD_STRUC pRxD; PRXD_STRUC pRxD;
#ifdef RT_BIG_ENDIAN
PRXD_STRUC pDestRxD;
RXD_STRUC RxD;
#endif
PNDIS_PACKET pRxPacket = NULL; PNDIS_PACKET pRxPacket = NULL;
PNDIS_PACKET pNewPacket; PNDIS_PACKET pNewPacket;
PVOID AllocVa; PVOID AllocVa;
...@@ -853,15 +839,8 @@ PNDIS_PACKET GetPacketFromRxRing( ...@@ -853,15 +839,8 @@ PNDIS_PACKET GetPacketFromRxRing(
} }
#ifdef RT_BIG_ENDIAN
pDestRxD = (PRXD_STRUC) pAd->RxRing.Cell[pAd->RxRing.RxSwReadIdx].AllocVa;
RxD = *pDestRxD;
pRxD = &RxD;
RTMPDescriptorEndianChange((PUCHAR)pRxD, TYPE_RXD);
#else
// Point to Rx indexed rx ring descriptor // Point to Rx indexed rx ring descriptor
pRxD = (PRXD_STRUC) pAd->RxRing.Cell[pAd->RxRing.RxSwReadIdx].AllocVa; pRxD = (PRXD_STRUC) pAd->RxRing.Cell[pAd->RxRing.RxSwReadIdx].AllocVa;
#endif
if (pRxD->DDONE == 0) if (pRxD->DDONE == 0)
{ {
...@@ -904,10 +883,6 @@ PNDIS_PACKET GetPacketFromRxRing( ...@@ -904,10 +883,6 @@ PNDIS_PACKET GetPacketFromRxRing(
*pRxPending = *pRxPending - 1; *pRxPending = *pRxPending - 1;
// update rx descriptor and kick rx // update rx descriptor and kick rx
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pRxD, TYPE_RXD);
WriteBackToDescriptor((PUCHAR)pDestRxD, (PUCHAR)pRxD, FALSE, TYPE_RXD);
#endif
INC_RING_INDEX(pAd->RxRing.RxSwReadIdx, RX_RING_SIZE); INC_RING_INDEX(pAd->RxRing.RxSwReadIdx, RX_RING_SIZE);
pAd->RxRing.RxCpuIdx = (pAd->RxRing.RxSwReadIdx == 0) ? (RX_RING_SIZE-1) : (pAd->RxRing.RxSwReadIdx-1); pAd->RxRing.RxCpuIdx = (pAd->RxRing.RxSwReadIdx == 0) ? (RX_RING_SIZE-1) : (pAd->RxRing.RxSwReadIdx-1);
......
drivers/staging/rt2860/common/action.h
View file @ 51f94a7b
...@@ -41,17 +41,10 @@ ...@@ -41,17 +41,10 @@
typedef struct PACKED __HT_INFO_OCTET typedef struct PACKED __HT_INFO_OCTET
{ {
#ifdef RT_BIG_ENDIAN
UCHAR Reserved:5;
UCHAR STA_Channel_Width:1;
UCHAR Forty_MHz_Intolerant:1;
UCHAR Request:1;
#else
UCHAR Request:1; UCHAR Request:1;
UCHAR Forty_MHz_Intolerant:1; UCHAR Forty_MHz_Intolerant:1;
UCHAR STA_Channel_Width:1; UCHAR STA_Channel_Width:1;
UCHAR Reserved:5; UCHAR Reserved:5;
#endif
} HT_INFORMATION_OCTET; } HT_INFORMATION_OCTET;
......
drivers/staging/rt2860/common/cmm_data.c
View file @ 51f94a7b
...@@ -300,10 +300,6 @@ NDIS_STATUS MlmeHardTransmitTxRing( ...@@ -300,10 +300,6 @@ NDIS_STATUS MlmeHardTransmitTxRing(
PUCHAR pSrcBufVA; PUCHAR pSrcBufVA;
UINT SrcBufLen; UINT SrcBufLen;
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
PHEADER_802_11 pHeader_802_11; PHEADER_802_11 pHeader_802_11;
BOOLEAN bAckRequired, bInsertTimestamp; BOOLEAN bAckRequired, bInsertTimestamp;
ULONG SrcBufPA; ULONG SrcBufPA;
...@@ -335,14 +331,7 @@ NDIS_STATUS MlmeHardTransmitTxRing( ...@@ -335,14 +331,7 @@ NDIS_STATUS MlmeHardTransmitTxRing(
SwIdx = pAd->TxRing[QueIdx].TxCpuIdx; SwIdx = pAd->TxRing[QueIdx].TxCpuIdx;
#ifndef RT_BIG_ENDIAN
pTxD = (PTXD_STRUC) pAd->TxRing[QueIdx].Cell[SwIdx].AllocVa; pTxD = (PTXD_STRUC) pAd->TxRing[QueIdx].Cell[SwIdx].AllocVa;
#else
pDestTxD = (PTXD_STRUC)pAd->TxRing[QueIdx].Cell[SwIdx].AllocVa;
TxD = *pDestTxD;
pTxD = &TxD;
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
#endif
if (pAd->TxRing[QueIdx].Cell[SwIdx].pNdisPacket) if (pAd->TxRing[QueIdx].Cell[SwIdx].pNdisPacket)
{ {
...@@ -438,9 +427,6 @@ NDIS_STATUS MlmeHardTransmitTxRing( ...@@ -438,9 +427,6 @@ NDIS_STATUS MlmeHardTransmitTxRing(
return (NDIS_STATUS_FAILURE); return (NDIS_STATUS_FAILURE);
} }
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pHeader_802_11, DIR_WRITE, FALSE);
#endif
// //
// fill scatter-and-gather buffer list into TXD. Internally created NDIS PACKET // fill scatter-and-gather buffer list into TXD. Internally created NDIS PACKET
// should always has only one ohysical buffer, and the whole frame size equals // should always has only one ohysical buffer, and the whole frame size equals
...@@ -470,9 +456,7 @@ NDIS_STATUS MlmeHardTransmitTxRing( ...@@ -470,9 +456,7 @@ NDIS_STATUS MlmeHardTransmitTxRing(
pAd->TxRing[QueIdx].Cell[SwIdx].pNdisPacket = pPacket; pAd->TxRing[QueIdx].Cell[SwIdx].pNdisPacket = pPacket;
pAd->TxRing[QueIdx].Cell[SwIdx].pNextNdisPacket = NULL; pAd->TxRing[QueIdx].Cell[SwIdx].pNextNdisPacket = NULL;
#ifdef RT_BIG_ENDIAN
RTMPWIEndianChange((PUCHAR)pFirstTxWI, TYPE_TXWI);
#endif
SrcBufPA = PCI_MAP_SINGLE(pAd, pSrcBufVA, SrcBufLen, 0, PCI_DMA_TODEVICE); SrcBufPA = PCI_MAP_SINGLE(pAd, pSrcBufVA, SrcBufLen, 0, PCI_DMA_TODEVICE);
...@@ -484,11 +468,6 @@ NDIS_STATUS MlmeHardTransmitTxRing( ...@@ -484,11 +468,6 @@ NDIS_STATUS MlmeHardTransmitTxRing(
pTxD->SDPtr0 = SrcBufPA; pTxD->SDPtr0 = SrcBufPA;
pTxD->DMADONE = 0; pTxD->DMADONE = 0;
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, FALSE, TYPE_TXD);
#endif
pAd->RalinkCounters.KickTxCount++; pAd->RalinkCounters.KickTxCount++;
pAd->RalinkCounters.OneSecTxDoneCount++; pAd->RalinkCounters.OneSecTxDoneCount++;
...@@ -639,10 +618,6 @@ NDIS_STATUS MlmeHardTransmitMgmtRing( ...@@ -639,10 +618,6 @@ NDIS_STATUS MlmeHardTransmitMgmtRing(
return (NDIS_STATUS_FAILURE); return (NDIS_STATUS_FAILURE);
} }
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pHeader_802_11, DIR_WRITE, FALSE);
#endif
// //
// fill scatter-and-gather buffer list into TXD. Internally created NDIS PACKET // fill scatter-and-gather buffer list into TXD. Internally created NDIS PACKET
// should always has only one ohysical buffer, and the whole frame size equals // should always has only one ohysical buffer, and the whole frame size equals
...@@ -669,10 +644,6 @@ NDIS_STATUS MlmeHardTransmitMgmtRing( ...@@ -669,10 +644,6 @@ NDIS_STATUS MlmeHardTransmitMgmtRing(
IFS_BACKOFF, FALSE, &pMacEntry->MaxHTPhyMode); IFS_BACKOFF, FALSE, &pMacEntry->MaxHTPhyMode);
} }
#ifdef RT_BIG_ENDIAN
RTMPWIEndianChange((PUCHAR)pFirstTxWI, TYPE_TXWI);
#endif
// Now do hardware-depened kick out. // Now do hardware-depened kick out.
HAL_KickOutMgmtTx(pAd, QueIdx, pPacket, pSrcBufVA, SrcBufLen); HAL_KickOutMgmtTx(pAd, QueIdx, pPacket, pSrcBufVA, SrcBufLen);
...@@ -1723,9 +1694,6 @@ BOOLEAN RTMPFreeTXDUponTxDmaDone( ...@@ -1723,9 +1694,6 @@ BOOLEAN RTMPFreeTXDUponTxDmaDone(
{ {
PRTMP_TX_RING pTxRing; PRTMP_TX_RING pTxRing;
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
#endif
PNDIS_PACKET pPacket; PNDIS_PACKET pPacket;
UCHAR FREE = 0; UCHAR FREE = 0;
TXD_STRUC TxD, *pOriTxD; TXD_STRUC TxD, *pOriTxD;
...@@ -1745,18 +1713,10 @@ BOOLEAN RTMPFreeTXDUponTxDmaDone( ...@@ -1745,18 +1713,10 @@ BOOLEAN RTMPFreeTXDUponTxDmaDone(
/* Note : If (pAd->ate.bQATxStart == TRUE), we will never reach here. */ /* Note : If (pAd->ate.bQATxStart == TRUE), we will never reach here. */
FREE++; FREE++;
#ifndef RT_BIG_ENDIAN
pTxD = (PTXD_STRUC) (pTxRing->Cell[pTxRing->TxSwFreeIdx].AllocVa); pTxD = (PTXD_STRUC) (pTxRing->Cell[pTxRing->TxSwFreeIdx].AllocVa);
pOriTxD = pTxD; pOriTxD = pTxD;
NdisMoveMemory(&TxD, pTxD, sizeof(TXD_STRUC)); NdisMoveMemory(&TxD, pTxD, sizeof(TXD_STRUC));
pTxD = &TxD; pTxD = &TxD;
#else
pDestTxD = (PTXD_STRUC) (pTxRing->Cell[pTxRing->TxSwFreeIdx].AllocVa);
pOriTxD = pDestTxD ;
TxD = *pDestTxD;
pTxD = &TxD;
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
#endif
pTxD->DMADONE = 0; pTxD->DMADONE = 0;
...@@ -1799,12 +1759,8 @@ BOOLEAN RTMPFreeTXDUponTxDmaDone( ...@@ -1799,12 +1759,8 @@ BOOLEAN RTMPFreeTXDUponTxDmaDone(
INC_RING_INDEX(pTxRing->TxSwFreeIdx, TX_RING_SIZE); INC_RING_INDEX(pTxRing->TxSwFreeIdx, TX_RING_SIZE);
/* get tx_tdx_idx again */ /* get tx_tdx_idx again */
RTMP_IO_READ32(pAd, TX_DTX_IDX0 + QueIdx * RINGREG_DIFF , &pTxRing->TxDmaIdx); RTMP_IO_READ32(pAd, TX_DTX_IDX0 + QueIdx * RINGREG_DIFF , &pTxRing->TxDmaIdx);
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
*pDestTxD = TxD;
#else
NdisMoveMemory(pOriTxD, pTxD, sizeof(TXD_STRUC)); NdisMoveMemory(pOriTxD, pTxD, sizeof(TXD_STRUC));
#endif
} }
...@@ -1887,10 +1843,6 @@ VOID RTMPHandleMgmtRingDmaDoneInterrupt( ...@@ -1887,10 +1843,6 @@ VOID RTMPHandleMgmtRingDmaDoneInterrupt(
IN PRTMP_ADAPTER pAd) IN PRTMP_ADAPTER pAd)
{ {
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
PNDIS_PACKET pPacket; PNDIS_PACKET pPacket;
UCHAR FREE = 0; UCHAR FREE = 0;
PRTMP_MGMT_RING pMgmtRing = &pAd->MgmtRing; PRTMP_MGMT_RING pMgmtRing = &pAd->MgmtRing;
...@@ -1901,14 +1853,7 @@ VOID RTMPHandleMgmtRingDmaDoneInterrupt( ...@@ -1901,14 +1853,7 @@ VOID RTMPHandleMgmtRingDmaDoneInterrupt(
while (pMgmtRing->TxSwFreeIdx!= pMgmtRing->TxDmaIdx) while (pMgmtRing->TxSwFreeIdx!= pMgmtRing->TxDmaIdx)
{ {
FREE++; FREE++;
#ifdef RT_BIG_ENDIAN
pDestTxD = (PTXD_STRUC) (pMgmtRing->Cell[pAd->MgmtRing.TxSwFreeIdx].AllocVa);
TxD = *pDestTxD;
pTxD = &TxD;
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
#else
pTxD = (PTXD_STRUC) (pMgmtRing->Cell[pAd->MgmtRing.TxSwFreeIdx].AllocVa); pTxD = (PTXD_STRUC) (pMgmtRing->Cell[pAd->MgmtRing.TxSwFreeIdx].AllocVa);
#endif
pTxD->DMADONE = 0; pTxD->DMADONE = 0;
pPacket = pMgmtRing->Cell[pMgmtRing->TxSwFreeIdx].pNdisPacket; pPacket = pMgmtRing->Cell[pMgmtRing->TxSwFreeIdx].pNdisPacket;
...@@ -1928,11 +1873,6 @@ VOID RTMPHandleMgmtRingDmaDoneInterrupt( ...@@ -1928,11 +1873,6 @@ VOID RTMPHandleMgmtRingDmaDoneInterrupt(
} }
pMgmtRing->Cell[pMgmtRing->TxSwFreeIdx].pNextNdisPacket = NULL; pMgmtRing->Cell[pMgmtRing->TxSwFreeIdx].pNextNdisPacket = NULL;
INC_RING_INDEX(pMgmtRing->TxSwFreeIdx, MGMT_RING_SIZE); INC_RING_INDEX(pMgmtRing->TxSwFreeIdx, MGMT_RING_SIZE);
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, TRUE, TYPE_TXD);
#endif
} }
NdisReleaseSpinLock(&pAd->MgmtRingLock); NdisReleaseSpinLock(&pAd->MgmtRingLock);
......
drivers/staging/rt2860/common/cmm_data_2860.c
View file @ 51f94a7b
...@@ -110,10 +110,6 @@ USHORT RtmpPCI_WriteSingleTxResource( ...@@ -110,10 +110,6 @@ USHORT RtmpPCI_WriteSingleTxResource(
UCHAR *pDMAHeaderBufVA; UCHAR *pDMAHeaderBufVA;
USHORT TxIdx, RetTxIdx; USHORT TxIdx, RetTxIdx;
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
UINT32 BufBasePaLow; UINT32 BufBasePaLow;
PRTMP_TX_RING pTxRing; PRTMP_TX_RING pTxRing;
USHORT hwHeaderLen; USHORT hwHeaderLen;
...@@ -137,13 +133,8 @@ USHORT RtmpPCI_WriteSingleTxResource( ...@@ -137,13 +133,8 @@ USHORT RtmpPCI_WriteSingleTxResource(
// //
// build Tx Descriptor // build Tx Descriptor
// //
#ifndef RT_BIG_ENDIAN
pTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa; pTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa;
#else
pDestTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa;
TxD = *pDestTxD;
pTxD = &TxD;
#endif
NdisZeroMemory(pTxD, TXD_SIZE); NdisZeroMemory(pTxD, TXD_SIZE);
pTxD->SDPtr0 = BufBasePaLow; pTxD->SDPtr0 = BufBasePaLow;
...@@ -154,12 +145,6 @@ USHORT RtmpPCI_WriteSingleTxResource( ...@@ -154,12 +145,6 @@ USHORT RtmpPCI_WriteSingleTxResource(
pTxD->LastSec1 = (bIsLast) ? 1 : 0; pTxD->LastSec1 = (bIsLast) ? 1 : 0;
RTMPWriteTxDescriptor(pAd, pTxD, FALSE, FIFO_EDCA); RTMPWriteTxDescriptor(pAd, pTxD, FALSE, FIFO_EDCA);
#ifdef RT_BIG_ENDIAN
RTMPWIEndianChange((PUCHAR)(pDMAHeaderBufVA + TXINFO_SIZE), TYPE_TXWI);
RTMPFrameEndianChange(pAd, (PUCHAR)(pDMAHeaderBufVA + TXINFO_SIZE + TXWI_SIZE), DIR_WRITE, FALSE);
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, FALSE, TYPE_TXD);
#endif // RT_BIG_ENDIAN //
RetTxIdx = TxIdx; RetTxIdx = TxIdx;
// //
...@@ -184,10 +169,6 @@ USHORT RtmpPCI_WriteMultiTxResource( ...@@ -184,10 +169,6 @@ USHORT RtmpPCI_WriteMultiTxResource(
UCHAR *pDMAHeaderBufVA; UCHAR *pDMAHeaderBufVA;
USHORT TxIdx, RetTxIdx; USHORT TxIdx, RetTxIdx;
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
UINT32 BufBasePaLow; UINT32 BufBasePaLow;
PRTMP_TX_RING pTxRing; PRTMP_TX_RING pTxRing;
USHORT hwHdrLen; USHORT hwHdrLen;
...@@ -231,13 +212,8 @@ USHORT RtmpPCI_WriteMultiTxResource( ...@@ -231,13 +212,8 @@ USHORT RtmpPCI_WriteMultiTxResource(
// //
// build Tx Descriptor // build Tx Descriptor
// //
#ifndef RT_BIG_ENDIAN
pTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa; pTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa;
#else
pDestTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa;
TxD = *pDestTxD;
pTxD = &TxD;
#endif
NdisZeroMemory(pTxD, TXD_SIZE); NdisZeroMemory(pTxD, TXD_SIZE);
pTxD->SDPtr0 = BufBasePaLow; pTxD->SDPtr0 = BufBasePaLow;
...@@ -249,17 +225,6 @@ USHORT RtmpPCI_WriteMultiTxResource( ...@@ -249,17 +225,6 @@ USHORT RtmpPCI_WriteMultiTxResource(
RTMPWriteTxDescriptor(pAd, pTxD, FALSE, FIFO_EDCA); RTMPWriteTxDescriptor(pAd, pTxD, FALSE, FIFO_EDCA);
#ifdef RT_BIG_ENDIAN
if (frameNum == 0)
RTMPFrameEndianChange(pAd, (PUCHAR)(pDMAHeaderBufVA+ TXINFO_SIZE + TXWI_SIZE), DIR_WRITE, FALSE);
if (frameNum != 0)
RTMPWIEndianChange((PUCHAR)(pDMAHeaderBufVA + TXINFO_SIZE), TYPE_TXWI);
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, FALSE, TYPE_TXD);
#endif // RT_BIG_ENDIAN //
RetTxIdx = TxIdx; RetTxIdx = TxIdx;
// //
// Update Tx index // Update Tx index
...@@ -290,10 +255,6 @@ VOID RtmpPCI_FinalWriteTxResource( ...@@ -290,10 +255,6 @@ VOID RtmpPCI_FinalWriteTxResource(
pTxRing = &pAd->TxRing[pTxBlk->QueIdx]; pTxRing = &pAd->TxRing[pTxBlk->QueIdx];
pTxWI = (PTXWI_STRUC) pTxRing->Cell[FirstTxIdx].DmaBuf.AllocVa; pTxWI = (PTXWI_STRUC) pTxRing->Cell[FirstTxIdx].DmaBuf.AllocVa;
pTxWI->MPDUtotalByteCount = totalMPDUSize; pTxWI->MPDUtotalByteCount = totalMPDUSize;
#ifdef RT_BIG_ENDIAN
RTMPWIEndianChange((PUCHAR)pTxWI, TYPE_TXWI);
#endif // RT_BIG_ENDIAN //
} }
...@@ -303,10 +264,6 @@ VOID RtmpPCIDataLastTxIdx( ...@@ -303,10 +264,6 @@ VOID RtmpPCIDataLastTxIdx(
IN USHORT LastTxIdx) IN USHORT LastTxIdx)
{ {
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
PRTMP_TX_RING pTxRing; PRTMP_TX_RING pTxRing;
// //
...@@ -317,21 +274,9 @@ VOID RtmpPCIDataLastTxIdx( ...@@ -317,21 +274,9 @@ VOID RtmpPCIDataLastTxIdx(
// //
// build Tx Descriptor // build Tx Descriptor
// //
#ifndef RT_BIG_ENDIAN
pTxD = (PTXD_STRUC) pTxRing->Cell[LastTxIdx].AllocVa; pTxD = (PTXD_STRUC) pTxRing->Cell[LastTxIdx].AllocVa;
#else
pDestTxD = (PTXD_STRUC) pTxRing->Cell[LastTxIdx].AllocVa;
TxD = *pDestTxD;
pTxD = &TxD;
#endif
pTxD->LastSec1 = 1; pTxD->LastSec1 = 1;
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, FALSE, TYPE_TXD);
#endif // RT_BIG_ENDIAN //
} }
...@@ -344,10 +289,6 @@ USHORT RtmpPCI_WriteFragTxResource( ...@@ -344,10 +289,6 @@ USHORT RtmpPCI_WriteFragTxResource(
UCHAR *pDMAHeaderBufVA; UCHAR *pDMAHeaderBufVA;
USHORT TxIdx, RetTxIdx; USHORT TxIdx, RetTxIdx;
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
UINT32 BufBasePaLow; UINT32 BufBasePaLow;
PRTMP_TX_RING pTxRing; PRTMP_TX_RING pTxRing;
USHORT hwHeaderLen; USHORT hwHeaderLen;
...@@ -373,13 +314,8 @@ USHORT RtmpPCI_WriteFragTxResource( ...@@ -373,13 +314,8 @@ USHORT RtmpPCI_WriteFragTxResource(
// //
// Build Tx Descriptor // Build Tx Descriptor
// //
#ifndef RT_BIG_ENDIAN
pTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa; pTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa;
#else
pDestTxD = (PTXD_STRUC) pTxRing->Cell[TxIdx].AllocVa;
TxD = *pDestTxD;
pTxD = &TxD;
#endif
NdisZeroMemory(pTxD, TXD_SIZE); NdisZeroMemory(pTxD, TXD_SIZE);
if (fragNum == pTxBlk->TotalFragNum) if (fragNum == pTxBlk->TotalFragNum)
...@@ -397,13 +333,6 @@ USHORT RtmpPCI_WriteFragTxResource( ...@@ -397,13 +333,6 @@ USHORT RtmpPCI_WriteFragTxResource(
RTMPWriteTxDescriptor(pAd, pTxD, FALSE, FIFO_EDCA); RTMPWriteTxDescriptor(pAd, pTxD, FALSE, FIFO_EDCA);
#ifdef RT_BIG_ENDIAN
RTMPWIEndianChange((PUCHAR)(pDMAHeaderBufVA + TXINFO_SIZE), TYPE_TXWI);
RTMPFrameEndianChange(pAd, (PUCHAR)(pDMAHeaderBufVA + TXINFO_SIZE + TXWI_SIZE), DIR_WRITE, FALSE);
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, FALSE, TYPE_TXD);
#endif // RT_BIG_ENDIAN //
RetTxIdx = TxIdx; RetTxIdx = TxIdx;
pTxBlk->Priv += pTxBlk->SrcBufLen; pTxBlk->Priv += pTxBlk->SrcBufLen;
...@@ -431,20 +360,9 @@ int RtmpPCIMgmtKickOut( ...@@ -431,20 +360,9 @@ int RtmpPCIMgmtKickOut(
IN UINT SrcBufLen) IN UINT SrcBufLen)
{ {
PTXD_STRUC pTxD; PTXD_STRUC pTxD;
#ifdef RT_BIG_ENDIAN
PTXD_STRUC pDestTxD;
TXD_STRUC TxD;
#endif
ULONG SwIdx = pAd->MgmtRing.TxCpuIdx; ULONG SwIdx = pAd->MgmtRing.TxCpuIdx;
#ifdef RT_BIG_ENDIAN
pDestTxD = (PTXD_STRUC)pAd->MgmtRing.Cell[SwIdx].AllocVa;
TxD = *pDestTxD;
pTxD = &TxD;
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
#else
pTxD = (PTXD_STRUC) pAd->MgmtRing.Cell[SwIdx].AllocVa; pTxD = (PTXD_STRUC) pAd->MgmtRing.Cell[SwIdx].AllocVa;
#endif
pAd->MgmtRing.Cell[SwIdx].pNdisPacket = pPacket; pAd->MgmtRing.Cell[SwIdx].pNdisPacket = pPacket;
pAd->MgmtRing.Cell[SwIdx].pNextNdisPacket = NULL; pAd->MgmtRing.Cell[SwIdx].pNextNdisPacket = NULL;
...@@ -457,11 +375,6 @@ int RtmpPCIMgmtKickOut( ...@@ -457,11 +375,6 @@ int RtmpPCIMgmtKickOut(
pTxD->SDPtr0 = PCI_MAP_SINGLE(pAd, pSrcBufVA, SrcBufLen, 0, PCI_DMA_TODEVICE);; pTxD->SDPtr0 = PCI_MAP_SINGLE(pAd, pSrcBufVA, SrcBufLen, 0, PCI_DMA_TODEVICE);;
pTxD->SDLen0 = SrcBufLen; pTxD->SDLen0 = SrcBufLen;
#ifdef RT_BIG_ENDIAN
RTMPDescriptorEndianChange((PUCHAR)pTxD, TYPE_TXD);
WriteBackToDescriptor((PUCHAR)pDestTxD, (PUCHAR)pTxD, FALSE, TYPE_TXD);
#endif
pAd->RalinkCounters.KickTxCount++; pAd->RalinkCounters.KickTxCount++;
pAd->RalinkCounters.OneSecTxDoneCount++; pAd->RalinkCounters.OneSecTxDoneCount++;
......
drivers/staging/rt2860/common/cmm_sync.c
View file @ 51f94a7b
...@@ -582,52 +582,27 @@ VOID ScanNextChannel( ...@@ -582,52 +582,27 @@ VOID ScanNextChannel(
ULONG Tmp; ULONG Tmp;
UCHAR HtLen; UCHAR HtLen;
UCHAR BROADCOM[4] = {0x0, 0x90, 0x4c, 0x33}; UCHAR BROADCOM[4] = {0x0, 0x90, 0x4c, 0x33};
#ifdef RT_BIG_ENDIAN
HT_CAPABILITY_IE HtCapabilityTmp;
#endif
if (pAd->bBroadComHT == TRUE) if (pAd->bBroadComHT == TRUE)
{ {
HtLen = pAd->MlmeAux.HtCapabilityLen + 4; HtLen = pAd->MlmeAux.HtCapabilityLen + 4;
#ifdef RT_BIG_ENDIAN
NdisMoveMemory(&HtCapabilityTmp, &pAd->MlmeAux.HtCapability, SIZE_HT_CAP_IE);
*(USHORT *)(&HtCapabilityTmp.HtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.HtCapInfo));
*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo));
MakeOutgoingFrame(pOutBuffer + FrameLen, &Tmp,
1, &WpaIe,
1, &HtLen,
4, &BROADCOM[0],
pAd->MlmeAux.HtCapabilityLen, &HtCapabilityTmp,
END_OF_ARGS);
#else
MakeOutgoingFrame(pOutBuffer + FrameLen, &Tmp, MakeOutgoingFrame(pOutBuffer + FrameLen, &Tmp,
1, &WpaIe, 1, &WpaIe,
1, &HtLen, 1, &HtLen,
4, &BROADCOM[0], 4, &BROADCOM[0],
pAd->MlmeAux.HtCapabilityLen, &pAd->MlmeAux.HtCapability, pAd->MlmeAux.HtCapabilityLen, &pAd->MlmeAux.HtCapability,
END_OF_ARGS); END_OF_ARGS);
#endif // RT_BIG_ENDIAN //
} }
else else
{ {
HtLen = pAd->MlmeAux.HtCapabilityLen; HtLen = pAd->MlmeAux.HtCapabilityLen;
#ifdef RT_BIG_ENDIAN
NdisMoveMemory(&HtCapabilityTmp, &pAd->CommonCfg.HtCapability, SIZE_HT_CAP_IE);
*(USHORT *)(&HtCapabilityTmp.HtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.HtCapInfo));
*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo));
MakeOutgoingFrame(pOutBuffer + FrameLen, &Tmp,
1, &HtCapIe,
1, &HtLen,
HtLen, &HtCapabilityTmp,
END_OF_ARGS);
#else
MakeOutgoingFrame(pOutBuffer + FrameLen, &Tmp, MakeOutgoingFrame(pOutBuffer + FrameLen, &Tmp,
1, &HtCapIe, 1, &HtCapIe,
1, &HtLen, 1, &HtLen,
HtLen, &pAd->CommonCfg.HtCapability, HtLen, &pAd->CommonCfg.HtCapability,
END_OF_ARGS); END_OF_ARGS);
#endif // RT_BIG_ENDIAN //
} }
FrameLen += Tmp; FrameLen += Tmp;
} }
......
drivers/staging/rt2860/common/md5.c
View file @ 51f94a7b
...@@ -131,19 +131,7 @@ void hmac_md5(u8 *key, size_t key_len, u8 *data, size_t data_len, u8 *mac) ...@@ -131,19 +131,7 @@ void hmac_md5(u8 *key, size_t key_len, u8 *data, size_t data_len, u8 *mac)
MD5Final(mac, &context); /* finish up 2nd pass */ MD5Final(mac, &context); /* finish up 2nd pass */
} }
#ifndef RT_BIG_ENDIAN
#define byteReverse(buf, len) /* Nothing */ #define byteReverse(buf, len) /* Nothing */
#else
void byteReverse(unsigned char *buf, unsigned longs);
void byteReverse(unsigned char *buf, unsigned longs)
{
do {
*(UINT32 *)buf = SWAP32(*(UINT32 *)buf);
buf += 4;
} while (--longs);
}
#endif
/* ========================== MD5 implementation =========================== */ /* ========================== MD5 implementation =========================== */
// four base functions for MD5 // four base functions for MD5
......
drivers/staging/rt2860/common/rtmp_tkip.c
View file @ 51f94a7b
...@@ -199,15 +199,9 @@ typedef struct PACKED _IV_CONTROL_ ...@@ -199,15 +199,9 @@ typedef struct PACKED _IV_CONTROL_
{ {
struct PACKED struct PACKED
{ {
#ifdef RT_BIG_ENDIAN
UCHAR KeyID:2;
UCHAR ExtIV:1;
UCHAR Rsvd:5;
#else
UCHAR Rsvd:5; UCHAR Rsvd:5;
UCHAR ExtIV:1; UCHAR ExtIV:1;
UCHAR KeyID:2; UCHAR KeyID:2;
#endif
} field; } field;
UCHAR Byte; UCHAR Byte;
} CONTROL; } CONTROL;
...@@ -1114,10 +1108,6 @@ BOOLEAN RTMPSoftDecryptTKIP( ...@@ -1114,10 +1108,6 @@ BOOLEAN RTMPSoftDecryptTKIP(
UCHAR MIC[8]; UCHAR MIC[8];
UCHAR TrailMIC[8]; UCHAR TrailMIC[8];
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pData, DIR_READ, FALSE);
#endif
fc0 = *pData; fc0 = *pData;
fc1 = *(pData + 1); fc1 = *(pData + 1);
...@@ -1224,9 +1214,6 @@ BOOLEAN RTMPSoftDecryptTKIP( ...@@ -1224,9 +1214,6 @@ BOOLEAN RTMPSoftDecryptTKIP(
return (FALSE); return (FALSE);
} }
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pData, DIR_READ, FALSE);
#endif
return TRUE; return TRUE;
} }
...@@ -1266,10 +1253,6 @@ BOOLEAN RTMPSoftDecryptAES( ...@@ -1266,10 +1253,6 @@ BOOLEAN RTMPSoftDecryptAES(
UCHAR MIC[8]; UCHAR MIC[8];
UCHAR TrailMIC[8]; UCHAR TrailMIC[8];
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pData, DIR_READ, FALSE);
#endif
fc0 = *pData; fc0 = *pData;
fc1 = *(pData + 1); fc1 = *(pData + 1);
...@@ -1437,10 +1420,6 @@ BOOLEAN RTMPSoftDecryptAES( ...@@ -1437,10 +1420,6 @@ BOOLEAN RTMPSoftDecryptAES(
return FALSE; return FALSE;
} }
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pData, DIR_READ, FALSE);
#endif
return TRUE; return TRUE;
} }
......
drivers/staging/rt2860/mlme.h
View file @ 51f94a7b
...@@ -196,22 +196,6 @@ if (((__pEntry)) != NULL) \ ...@@ -196,22 +196,6 @@ if (((__pEntry)) != NULL) \
// //
// HT Capability INFO field in HT Cap IE . // HT Capability INFO field in HT Cap IE .
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT LSIGTxopProSup:1;
USHORT Forty_Mhz_Intolerant:1;
USHORT PSMP:1;
USHORT CCKmodein40:1;
USHORT AMsduSize:1;
USHORT DelayedBA:1; //rt2860c not support
USHORT RxSTBC:2;
USHORT TxSTBC:1;
USHORT ShortGIfor40:1; //for40MHz
USHORT ShortGIfor20:1;
USHORT GF:1; //green field
USHORT MimoPs:2;//momi power safe
USHORT ChannelWidth:1;
USHORT AdvCoding:1;
#else
USHORT AdvCoding:1; USHORT AdvCoding:1;
USHORT ChannelWidth:1; USHORT ChannelWidth:1;
USHORT MimoPs:2;//momi power safe USHORT MimoPs:2;//momi power safe
...@@ -226,53 +210,29 @@ typedef struct PACKED { ...@@ -226,53 +210,29 @@ typedef struct PACKED {
USHORT PSMP:1; USHORT PSMP:1;
USHORT Forty_Mhz_Intolerant:1; USHORT Forty_Mhz_Intolerant:1;
USHORT LSIGTxopProSup:1; USHORT LSIGTxopProSup:1;
#endif /* !RT_BIG_ENDIAN */
} HT_CAP_INFO, *PHT_CAP_INFO; } HT_CAP_INFO, *PHT_CAP_INFO;
// HT Capability INFO field in HT Cap IE . // HT Capability INFO field in HT Cap IE .
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
UCHAR rsv:3;//momi power safe
UCHAR MpduDensity:3;
UCHAR MaxRAmpduFactor:2;
#else
UCHAR MaxRAmpduFactor:2; UCHAR MaxRAmpduFactor:2;
UCHAR MpduDensity:3; UCHAR MpduDensity:3;
UCHAR rsv:3;//momi power safe UCHAR rsv:3;//momi power safe
#endif /* !RT_BIG_ENDIAN */
} HT_CAP_PARM, *PHT_CAP_PARM; } HT_CAP_PARM, *PHT_CAP_PARM;
// HT Capability INFO field in HT Cap IE . // HT Capability INFO field in HT Cap IE .
typedef struct PACKED { typedef struct PACKED {
UCHAR MCSSet[10]; UCHAR MCSSet[10];
UCHAR SupRate[2]; // unit : 1Mbps UCHAR SupRate[2]; // unit : 1Mbps
#ifdef RT_BIG_ENDIAN
UCHAR rsv:3;
UCHAR MpduDensity:1;
UCHAR TxStream:2;
UCHAR TxRxNotEqual:1;
UCHAR TxMCSSetDefined:1;
#else
UCHAR TxMCSSetDefined:1; UCHAR TxMCSSetDefined:1;
UCHAR TxRxNotEqual:1; UCHAR TxRxNotEqual:1;
UCHAR TxStream:2; UCHAR TxStream:2;
UCHAR MpduDensity:1; UCHAR MpduDensity:1;
UCHAR rsv:3; UCHAR rsv:3;
#endif // RT_BIG_ENDIAN //
UCHAR rsv3[3]; UCHAR rsv3[3];
} HT_MCS_SET, *PHT_MCS_SET; } HT_MCS_SET, *PHT_MCS_SET;
// HT Capability INFO field in HT Cap IE . // HT Capability INFO field in HT Cap IE .
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT rsv2:4;
USHORT RDGSupport:1; //reverse Direction Grant support
USHORT PlusHTC:1; //+HTC control field support
USHORT MCSFeedback:2; //0:no MCS feedback, 2:unsolicited MCS feedback, 3:Full MCS feedback, 1:rsv.
USHORT rsv:5;//momi power safe
USHORT TranTime:2;
USHORT Pco:1;
#else
USHORT Pco:1; USHORT Pco:1;
USHORT TranTime:2; USHORT TranTime:2;
USHORT rsv:5;//momi power safe USHORT rsv:5;//momi power safe
...@@ -280,33 +240,10 @@ typedef struct PACKED { ...@@ -280,33 +240,10 @@ typedef struct PACKED {
USHORT PlusHTC:1; //+HTC control field support USHORT PlusHTC:1; //+HTC control field support
USHORT RDGSupport:1; //reverse Direction Grant support USHORT RDGSupport:1; //reverse Direction Grant support
USHORT rsv2:4; USHORT rsv2:4;
#endif /* RT_BIG_ENDIAN */
} EXT_HT_CAP_INFO, *PEXT_HT_CAP_INFO; } EXT_HT_CAP_INFO, *PEXT_HT_CAP_INFO;
// HT Beamforming field in HT Cap IE . // HT Beamforming field in HT Cap IE .
typedef struct PACKED _HT_BF_CAP{ typedef struct PACKED _HT_BF_CAP{
#ifdef RT_BIG_ENDIAN
ULONG rsv:3;
ULONG ChanEstimation:2;
ULONG CSIRowBFSup:2;
ULONG ComSteerBFAntSup:2;
ULONG NoComSteerBFAntSup:2;
ULONG CSIBFAntSup:2;
ULONG MinGrouping:2;
ULONG ExpComBF:2;
ULONG ExpNoComBF:2;
ULONG ExpCSIFbk:2;
ULONG ExpComSteerCapable:1;
ULONG ExpNoComSteerCapable:1;
ULONG ExpCSICapable:1;
ULONG Calibration:2;
ULONG ImpTxBFCapable:1;
ULONG TxNDPCapable:1;
ULONG RxNDPCapable:1;
ULONG TxSoundCapable:1;
ULONG RxSoundCapable:1;
ULONG TxBFRecCapable:1;
#else
ULONG TxBFRecCapable:1; ULONG TxBFRecCapable:1;
ULONG RxSoundCapable:1; ULONG RxSoundCapable:1;
ULONG TxSoundCapable:1; ULONG TxSoundCapable:1;
...@@ -327,21 +264,10 @@ typedef struct PACKED _HT_BF_CAP{ ...@@ -327,21 +264,10 @@ typedef struct PACKED _HT_BF_CAP{
ULONG CSIRowBFSup:2; ULONG CSIRowBFSup:2;
ULONG ChanEstimation:2; ULONG ChanEstimation:2;
ULONG rsv:3; ULONG rsv:3;
#endif // RT_BIG_ENDIAN //
} HT_BF_CAP, *PHT_BF_CAP; } HT_BF_CAP, *PHT_BF_CAP;
// HT antenna selection field in HT Cap IE . // HT antenna selection field in HT Cap IE .
typedef struct PACKED _HT_AS_CAP{ typedef struct PACKED _HT_AS_CAP{
#ifdef RT_BIG_ENDIAN
UCHAR rsv:1;
UCHAR TxSoundPPDU:1;
UCHAR RxASel:1;
UCHAR AntIndFbk:1;
UCHAR ExpCSIFbk:1;
UCHAR AntIndFbkTxASEL:1;
UCHAR ExpCSIFbkTxASEL:1;
UCHAR AntSelect:1;
#else
UCHAR AntSelect:1; UCHAR AntSelect:1;
UCHAR ExpCSIFbkTxASEL:1; UCHAR ExpCSIFbkTxASEL:1;
UCHAR AntIndFbkTxASEL:1; UCHAR AntIndFbkTxASEL:1;
...@@ -350,7 +276,6 @@ typedef struct PACKED _HT_AS_CAP{ ...@@ -350,7 +276,6 @@ typedef struct PACKED _HT_AS_CAP{
UCHAR RxASel:1; UCHAR RxASel:1;
UCHAR TxSoundPPDU:1; UCHAR TxSoundPPDU:1;
UCHAR rsv:1; UCHAR rsv:1;
#endif // RT_BIG_ENDIAN //
} HT_AS_CAP, *PHT_AS_CAP; } HT_AS_CAP, *PHT_AS_CAP;
// Draft 1.0 set IE length 26, but is extensible.. // Draft 1.0 set IE length 26, but is extensible..
...@@ -394,17 +319,10 @@ typedef struct PACKED _OVERLAP_BSS_SCAN_IE{ ...@@ -394,17 +319,10 @@ typedef struct PACKED _OVERLAP_BSS_SCAN_IE{
// 7.3.2.56. 20/40 Coexistence element used in Element ID = 72 = IE_2040_BSS_COEXIST // 7.3.2.56. 20/40 Coexistence element used in Element ID = 72 = IE_2040_BSS_COEXIST
typedef union PACKED _BSS_2040_COEXIST_IE{ typedef union PACKED _BSS_2040_COEXIST_IE{
struct PACKED { struct PACKED {
#ifdef RT_BIG_ENDIAN
UCHAR rsv:5;
UCHAR BSS20WidthReq:1;
UCHAR Intolerant40:1;
UCHAR InfoReq:1;
#else
UCHAR InfoReq:1; UCHAR InfoReq:1;
UCHAR Intolerant40:1; // Inter-BSS. set 1 when prohibits a receiving BSS from operating as a 20/40 Mhz BSS. UCHAR Intolerant40:1; // Inter-BSS. set 1 when prohibits a receiving BSS from operating as a 20/40 Mhz BSS.
UCHAR BSS20WidthReq:1; // Intra-BSS set 1 when prohibits a receiving AP from operating its BSS as a 20/40MHz BSS. UCHAR BSS20WidthReq:1; // Intra-BSS set 1 when prohibits a receiving AP from operating its BSS as a 20/40MHz BSS.
UCHAR rsv:5; UCHAR rsv:5;
#endif // RT_BIG_ENDIAN //
} field; } field;
UCHAR word; UCHAR word;
} BSS_2040_COEXIST_IE, *PBSS_2040_COEXIST_IE; } BSS_2040_COEXIST_IE, *PBSS_2040_COEXIST_IE;
...@@ -430,17 +348,10 @@ typedef struct _TRIGGER_EVENT_TAB{ ...@@ -430,17 +348,10 @@ typedef struct _TRIGGER_EVENT_TAB{
// 7.3.27 20/40 Bss Coexistence Mgmt capability used in extended capabilities information IE( ID = 127 = IE_EXT_CAPABILITY). // 7.3.27 20/40 Bss Coexistence Mgmt capability used in extended capabilities information IE( ID = 127 = IE_EXT_CAPABILITY).
// This is the first octet and was defined in 802.11n D3.03 and 802.11yD9.0 // This is the first octet and was defined in 802.11n D3.03 and 802.11yD9.0
typedef struct PACKED _EXT_CAP_INFO_ELEMENT{ typedef struct PACKED _EXT_CAP_INFO_ELEMENT{
#ifdef RT_BIG_ENDIAN
UCHAR rsv2:5;
UCHAR ExtendChannelSwitch:1;
UCHAR rsv:1;
UCHAR BssCoexistMgmtSupport:1;
#else
UCHAR BssCoexistMgmtSupport:1; UCHAR BssCoexistMgmtSupport:1;
UCHAR rsv:1; UCHAR rsv:1;
UCHAR ExtendChannelSwitch:1; UCHAR ExtendChannelSwitch:1;
UCHAR rsv2:5; UCHAR rsv2:5;
#endif // RT_BIG_ENDIAN //
}EXT_CAP_INFO_ELEMENT, *PEXT_CAP_INFO_ELEMENT; }EXT_CAP_INFO_ELEMENT, *PEXT_CAP_INFO_ELEMENT;
...@@ -486,18 +397,6 @@ typedef struct { ...@@ -486,18 +397,6 @@ typedef struct {
//This structure substracts ralink supports from all 802.11n-related features. //This structure substracts ralink supports from all 802.11n-related features.
//Features not listed here but contained in 802.11n spec are not supported in rt2860. //Features not listed here but contained in 802.11n spec are not supported in rt2860.
typedef struct { typedef struct {
#ifdef RT_BIG_ENDIAN
USHORT rsv:5;
USHORT AmsduSize:1; // Max receiving A-MSDU size
USHORT AmsduEnable:1; // Enable to transmit A-MSDU. Suggest disable. We should use A-MPDU to gain best benifit of 802.11n
USHORT RxSTBC:2; // 2 bits
USHORT TxSTBC:1;
USHORT ShortGIfor40:1; //for40MHz
USHORT ShortGIfor20:1;
USHORT GF:1; //green field
USHORT MimoPs:2;//mimo power safe MMPS_
USHORT ChannelWidth:1;
#else
USHORT ChannelWidth:1; USHORT ChannelWidth:1;
USHORT MimoPs:2;//mimo power safe MMPS_ USHORT MimoPs:2;//mimo power safe MMPS_
USHORT GF:1; //green field USHORT GF:1; //green field
...@@ -508,34 +407,18 @@ typedef struct { ...@@ -508,34 +407,18 @@ typedef struct {
USHORT AmsduEnable:1; // Enable to transmit A-MSDU. Suggest disable. We should use A-MPDU to gain best benifit of 802.11n USHORT AmsduEnable:1; // Enable to transmit A-MSDU. Suggest disable. We should use A-MPDU to gain best benifit of 802.11n
USHORT AmsduSize:1; // Max receiving A-MSDU size USHORT AmsduSize:1; // Max receiving A-MSDU size
USHORT rsv:5; USHORT rsv:5;
#endif
//Substract from Addiont HT INFO IE //Substract from Addiont HT INFO IE
#ifdef RT_BIG_ENDIAN
UCHAR RecomWidth:1;
UCHAR ExtChanOffset:2; // Please not the difference with following UCHAR NewExtChannelOffset; from 802.11n
UCHAR MpduDensity:3;
UCHAR MaxRAmpduFactor:2;
#else
UCHAR MaxRAmpduFactor:2; UCHAR MaxRAmpduFactor:2;
UCHAR MpduDensity:3; UCHAR MpduDensity:3;
UCHAR ExtChanOffset:2; // Please not the difference with following UCHAR NewExtChannelOffset; from 802.11n UCHAR ExtChanOffset:2; // Please not the difference with following UCHAR NewExtChannelOffset; from 802.11n
UCHAR RecomWidth:1; UCHAR RecomWidth:1;
#endif
#ifdef RT_BIG_ENDIAN
USHORT rsv2:11;
USHORT OBSS_NonHTExist:1;
USHORT rsv3:1;
USHORT NonGfPresent:1;
USHORT OperaionMode:2;
#else
USHORT OperaionMode:2; USHORT OperaionMode:2;
USHORT NonGfPresent:1; USHORT NonGfPresent:1;
USHORT rsv3:1; USHORT rsv3:1;
USHORT OBSS_NonHTExist:1; USHORT OBSS_NonHTExist:1;
USHORT rsv2:11; USHORT rsv2:11;
#endif
// New Extension Channel Offset IE // New Extension Channel Offset IE
UCHAR NewExtChannelOffset; UCHAR NewExtChannelOffset;
...@@ -545,50 +428,24 @@ typedef struct { ...@@ -545,50 +428,24 @@ typedef struct {
// field in Addtional HT Information IE . // field in Addtional HT Information IE .
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
UCHAR SerInterGranu:3;
UCHAR S_PSMPSup:1;
UCHAR RifsMode:1;
UCHAR RecomWidth:1;
UCHAR ExtChanOffset:2;
#else
UCHAR ExtChanOffset:2; UCHAR ExtChanOffset:2;
UCHAR RecomWidth:1; UCHAR RecomWidth:1;
UCHAR RifsMode:1; UCHAR RifsMode:1;
UCHAR S_PSMPSup:1; //Indicate support for scheduled PSMP UCHAR S_PSMPSup:1; //Indicate support for scheduled PSMP
UCHAR SerInterGranu:3; //service interval granularity UCHAR SerInterGranu:3; //service interval granularity
#endif
} ADD_HTINFO, *PADD_HTINFO; } ADD_HTINFO, *PADD_HTINFO;
typedef struct PACKED{ typedef struct PACKED{
#ifdef RT_BIG_ENDIAN
USHORT rsv2:11;
USHORT OBSS_NonHTExist:1;
USHORT rsv:1;
USHORT NonGfPresent:1;
USHORT OperaionMode:2;
#else
USHORT OperaionMode:2; USHORT OperaionMode:2;
USHORT NonGfPresent:1; USHORT NonGfPresent:1;
USHORT rsv:1; USHORT rsv:1;
USHORT OBSS_NonHTExist:1; USHORT OBSS_NonHTExist:1;
USHORT rsv2:11; USHORT rsv2:11;
#endif
} ADD_HTINFO2, *PADD_HTINFO2; } ADD_HTINFO2, *PADD_HTINFO2;
// TODO: Need sync with spec about the definition of StbcMcs. In Draft 3.03, it's reserved. // TODO: Need sync with spec about the definition of StbcMcs. In Draft 3.03, it's reserved.
typedef struct PACKED{ typedef struct PACKED{
#ifdef RT_BIG_ENDIAN
USHORT rsv:4;
USHORT PcoPhase:1;
USHORT PcoActive:1;
USHORT LsigTxopProt:1;
USHORT STBCBeacon:1;
USHORT DualCTSProtect:1;
USHORT DualBeacon:1;
USHORT StbcMcs:6;
#else
USHORT StbcMcs:6; USHORT StbcMcs:6;
USHORT DualBeacon:1; USHORT DualBeacon:1;
USHORT DualCTSProtect:1; USHORT DualCTSProtect:1;
...@@ -597,7 +454,6 @@ typedef struct PACKED{ ...@@ -597,7 +454,6 @@ typedef struct PACKED{
USHORT PcoActive:1; USHORT PcoActive:1;
USHORT PcoPhase:1; USHORT PcoPhase:1;
USHORT rsv:4; USHORT rsv:4;
#endif // RT_BIG_ENDIAN //
} ADD_HTINFO3, *PADD_HTINFO3; } ADD_HTINFO3, *PADD_HTINFO3;
#define SIZE_ADD_HT_INFO_IE 22 #define SIZE_ADD_HT_INFO_IE 22
...@@ -616,22 +472,6 @@ typedef struct PACKED{ ...@@ -616,22 +472,6 @@ typedef struct PACKED{
// 4-byte HTC field. maybe included in any frame except non-QOS data frame. The Order bit must set 1. // 4-byte HTC field. maybe included in any frame except non-QOS data frame. The Order bit must set 1.
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
UINT32 RDG:1; //RDG / More PPDU
UINT32 ACConstraint:1; //feedback request
UINT32 rsv:5; //calibration sequence
UINT32 ZLFAnnouce:1; // ZLF announcement
UINT32 CSISTEERING:2; //CSI/ STEERING
UINT32 FBKReq:2; //feedback request
UINT32 CalSeq:2; //calibration sequence
UINT32 CalPos:2; // calibration position
UINT32 MFBorASC:7; //Link adaptation feedback containing recommended MCS. 0x7f for no feedback or not available
UINT32 MFS:3; //SET to the received value of MRS. 0x111 for unsolicited MFB.
UINT32 MRSorASI:3; // MRQ Sequence identifier. unchanged during entire procedure. 0x000-0x110.
UINT32 MRQ:1; //MCS feedback. Request for a MCS feedback
UINT32 TRQ:1; //sounding request
UINT32 MA:1; //management action payload exist in (QoS Null+HTC)
#else
UINT32 MA:1; //management action payload exist in (QoS Null+HTC) UINT32 MA:1; //management action payload exist in (QoS Null+HTC)
UINT32 TRQ:1; //sounding request UINT32 TRQ:1; //sounding request
UINT32 MRQ:1; //MCS feedback. Request for a MCS feedback UINT32 MRQ:1; //MCS feedback. Request for a MCS feedback
...@@ -646,41 +486,19 @@ typedef struct PACKED { ...@@ -646,41 +486,19 @@ typedef struct PACKED {
UINT32 rsv:5; //calibration sequence UINT32 rsv:5; //calibration sequence
UINT32 ACConstraint:1; //feedback request UINT32 ACConstraint:1; //feedback request
UINT32 RDG:1; //RDG / More PPDU UINT32 RDG:1; //RDG / More PPDU
#endif /* !RT_BIG_ENDIAN */
} HT_CONTROL, *PHT_CONTROL; } HT_CONTROL, *PHT_CONTROL;
// 2-byte QOS CONTROL field // 2-byte QOS CONTROL field
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT Txop_QueueSize:8;
USHORT AMsduPresent:1;
USHORT AckPolicy:2; //0: normal ACK 1:No ACK 2:scheduled under MTBA/PSMP 3: BA
USHORT EOSP:1;
USHORT TID:4;
#else
USHORT TID:4; USHORT TID:4;
USHORT EOSP:1; USHORT EOSP:1;
USHORT AckPolicy:2; //0: normal ACK 1:No ACK 2:scheduled under MTBA/PSMP 3: BA USHORT AckPolicy:2; //0: normal ACK 1:No ACK 2:scheduled under MTBA/PSMP 3: BA
USHORT AMsduPresent:1; USHORT AMsduPresent:1;
USHORT Txop_QueueSize:8; USHORT Txop_QueueSize:8;
#endif /* !RT_BIG_ENDIAN */
} QOS_CONTROL, *PQOS_CONTROL; } QOS_CONTROL, *PQOS_CONTROL;
// 2-byte Frame control field // 2-byte Frame control field
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT Order:1; // Strict order expected
USHORT Wep:1; // Wep data
USHORT MoreData:1; // More data bit
USHORT PwrMgmt:1; // Power management bit
USHORT Retry:1; // Retry status bit
USHORT MoreFrag:1; // More fragment bit
USHORT FrDs:1; // From DS indication
USHORT ToDs:1; // To DS indication
USHORT SubType:4; // MSDU subtype
USHORT Type:2; // MSDU type
USHORT Ver:2; // Protocol version
#else
USHORT Ver:2; // Protocol version USHORT Ver:2; // Protocol version
USHORT Type:2; // MSDU type USHORT Type:2; // MSDU type
USHORT SubType:4; // MSDU subtype USHORT SubType:4; // MSDU subtype
...@@ -692,7 +510,6 @@ typedef struct PACKED { ...@@ -692,7 +510,6 @@ typedef struct PACKED {
USHORT MoreData:1; // More data bit USHORT MoreData:1; // More data bit
USHORT Wep:1; // Wep data USHORT Wep:1; // Wep data
USHORT Order:1; // Strict order expected USHORT Order:1; // Strict order expected
#endif /* !RT_BIG_ENDIAN */
} FRAME_CONTROL, *PFRAME_CONTROL; } FRAME_CONTROL, *PFRAME_CONTROL;
typedef struct PACKED _HEADER_802_11 { typedef struct PACKED _HEADER_802_11 {
...@@ -701,13 +518,8 @@ typedef struct PACKED _HEADER_802_11 { ...@@ -701,13 +518,8 @@ typedef struct PACKED _HEADER_802_11 {
UCHAR Addr1[MAC_ADDR_LEN]; UCHAR Addr1[MAC_ADDR_LEN];
UCHAR Addr2[MAC_ADDR_LEN]; UCHAR Addr2[MAC_ADDR_LEN];
UCHAR Addr3[MAC_ADDR_LEN]; UCHAR Addr3[MAC_ADDR_LEN];
#ifdef RT_BIG_ENDIAN
USHORT Sequence:12;
USHORT Frag:4;
#else
USHORT Frag:4; USHORT Frag:4;
USHORT Sequence:12; USHORT Sequence:12;
#endif /* !RT_BIG_ENDIAN */
UCHAR Octet[0]; UCHAR Octet[0];
} HEADER_802_11, *PHEADER_802_11; } HEADER_802_11, *PHEADER_802_11;
...@@ -731,42 +543,24 @@ typedef struct PACKED _HEADER_802_3 { ...@@ -731,42 +543,24 @@ typedef struct PACKED _HEADER_802_3 {
////Block ACK related format ////Block ACK related format
// 2-byte BA Parameter field in DELBA frames to terminate an already set up bA // 2-byte BA Parameter field in DELBA frames to terminate an already set up bA
typedef struct PACKED{ typedef struct PACKED{
#ifdef RT_BIG_ENDIAN
USHORT TID:4; // value of TC os TS
USHORT Initiator:1; // 1: originator 0:recipient
USHORT Rsv:11; // always set to 0
#else
USHORT Rsv:11; // always set to 0 USHORT Rsv:11; // always set to 0
USHORT Initiator:1; // 1: originator 0:recipient USHORT Initiator:1; // 1: originator 0:recipient
USHORT TID:4; // value of TC os TS USHORT TID:4; // value of TC os TS
#endif /* !RT_BIG_ENDIAN */
} DELBA_PARM, *PDELBA_PARM; } DELBA_PARM, *PDELBA_PARM;
// 2-byte BA Parameter Set field in ADDBA frames to signal parm for setting up a BA // 2-byte BA Parameter Set field in ADDBA frames to signal parm for setting up a BA
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT BufSize:10; // number of buffe of size 2304 octetsr
USHORT TID:4; // value of TC os TS
USHORT BAPolicy:1; // 1: immediately BA 0:delayed BA
USHORT AMSDUSupported:1; // 0: not permitted 1: permitted
#else
USHORT AMSDUSupported:1; // 0: not permitted 1: permitted USHORT AMSDUSupported:1; // 0: not permitted 1: permitted
USHORT BAPolicy:1; // 1: immediately BA 0:delayed BA USHORT BAPolicy:1; // 1: immediately BA 0:delayed BA
USHORT TID:4; // value of TC os TS USHORT TID:4; // value of TC os TS
USHORT BufSize:10; // number of buffe of size 2304 octetsr USHORT BufSize:10; // number of buffe of size 2304 octetsr
#endif /* !RT_BIG_ENDIAN */
} BA_PARM, *PBA_PARM; } BA_PARM, *PBA_PARM;
// 2-byte BA Starting Seq CONTROL field // 2-byte BA Starting Seq CONTROL field
typedef union PACKED { typedef union PACKED {
struct PACKED { struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT StartSeq:12; // sequence number of the 1st MSDU for which this BAR is sent
USHORT FragNum:4; // always set to 0
#else
USHORT FragNum:4; // always set to 0 USHORT FragNum:4; // always set to 0
USHORT StartSeq:12; // sequence number of the 1st MSDU for which this BAR is sent USHORT StartSeq:12; // sequence number of the 1st MSDU for which this BAR is sent
#endif /* RT_BIG_ENDIAN */
} field; } field;
USHORT word; USHORT word;
} BASEQ_CONTROL, *PBASEQ_CONTROL; } BASEQ_CONTROL, *PBASEQ_CONTROL;
...@@ -774,63 +568,34 @@ typedef union PACKED { ...@@ -774,63 +568,34 @@ typedef union PACKED {
//BAControl and BARControl are the same //BAControl and BARControl are the same
// 2-byte BA CONTROL field in BA frame // 2-byte BA CONTROL field in BA frame
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT TID:4;
USHORT Rsv:9;
USHORT Compressed:1;
USHORT MTID:1; //EWC V1.24
USHORT ACKPolicy:1; // only related to N-Delayed BA. But not support in RT2860b. 0:NormalACK 1:No ACK
#else
USHORT ACKPolicy:1; // only related to N-Delayed BA. But not support in RT2860b. 0:NormalACK 1:No ACK USHORT ACKPolicy:1; // only related to N-Delayed BA. But not support in RT2860b. 0:NormalACK 1:No ACK
USHORT MTID:1; //EWC V1.24 USHORT MTID:1; //EWC V1.24
USHORT Compressed:1; USHORT Compressed:1;
USHORT Rsv:9; USHORT Rsv:9;
USHORT TID:4; USHORT TID:4;
#endif /* !RT_BIG_ENDIAN */
} BA_CONTROL, *PBA_CONTROL; } BA_CONTROL, *PBA_CONTROL;
// 2-byte BAR CONTROL field in BAR frame // 2-byte BAR CONTROL field in BAR frame
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT TID:4;
USHORT Rsv1:9;
USHORT Compressed:1;
USHORT MTID:1; //if this bit1, use FRAME_MTBA_REQ, if 0, use FRAME_BA_REQ
USHORT ACKPolicy:1;
#else
USHORT ACKPolicy:1; // 0:normal ack, 1:no ack. USHORT ACKPolicy:1; // 0:normal ack, 1:no ack.
USHORT MTID:1; //if this bit1, use FRAME_MTBA_REQ, if 0, use FRAME_BA_REQ USHORT MTID:1; //if this bit1, use FRAME_MTBA_REQ, if 0, use FRAME_BA_REQ
USHORT Compressed:1; USHORT Compressed:1;
USHORT Rsv1:9; USHORT Rsv1:9;
USHORT TID:4; USHORT TID:4;
#endif /* !RT_BIG_ENDIAN */
} BAR_CONTROL, *PBAR_CONTROL; } BAR_CONTROL, *PBAR_CONTROL;
// BARControl in MTBAR frame // BARControl in MTBAR frame
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT NumTID:4;
USHORT Rsv1:9;
USHORT Compressed:1;
USHORT MTID:1;
USHORT ACKPolicy:1;
#else
USHORT ACKPolicy:1; USHORT ACKPolicy:1;
USHORT MTID:1; USHORT MTID:1;
USHORT Compressed:1; USHORT Compressed:1;
USHORT Rsv1:9; USHORT Rsv1:9;
USHORT NumTID:4; USHORT NumTID:4;
#endif /* !RT_BIG_ENDIAN */
} MTBAR_CONTROL, *PMTBAR_CONTROL; } MTBAR_CONTROL, *PMTBAR_CONTROL;
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT TID:4;
USHORT Rsv1:12;
#else
USHORT Rsv1:12; USHORT Rsv1:12;
USHORT TID:4; USHORT TID:4;
#endif /* !RT_BIG_ENDIAN */
} PER_TID_INFO, *PPER_TID_INFO; } PER_TID_INFO, *PPER_TID_INFO;
typedef struct { typedef struct {
...@@ -1050,15 +815,6 @@ typedef struct { ...@@ -1050,15 +815,6 @@ typedef struct {
// QBSS Info field in QSTA's assoc req // QBSS Info field in QSTA's assoc req
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
UCHAR Rsv2:1;
UCHAR MaxSPLength:2;
UCHAR Rsv1:1;
UCHAR UAPSD_AC_BE:1;
UCHAR UAPSD_AC_BK:1;
UCHAR UAPSD_AC_VI:1;
UCHAR UAPSD_AC_VO:1;
#else
UCHAR UAPSD_AC_VO:1; UCHAR UAPSD_AC_VO:1;
UCHAR UAPSD_AC_VI:1; UCHAR UAPSD_AC_VI:1;
UCHAR UAPSD_AC_BK:1; UCHAR UAPSD_AC_BK:1;
...@@ -1066,20 +822,13 @@ typedef struct PACKED { ...@@ -1066,20 +822,13 @@ typedef struct PACKED {
UCHAR Rsv1:1; UCHAR Rsv1:1;
UCHAR MaxSPLength:2; UCHAR MaxSPLength:2;
UCHAR Rsv2:1; UCHAR Rsv2:1;
#endif /* !RT_BIG_ENDIAN */
} QBSS_STA_INFO_PARM, *PQBSS_STA_INFO_PARM; } QBSS_STA_INFO_PARM, *PQBSS_STA_INFO_PARM;
// QBSS Info field in QAP's Beacon/ProbeRsp // QBSS Info field in QAP's Beacon/ProbeRsp
typedef struct PACKED { typedef struct PACKED {
#ifdef RT_BIG_ENDIAN
UCHAR UAPSD:1;
UCHAR Rsv:3;
UCHAR ParamSetCount:4;
#else
UCHAR ParamSetCount:4; UCHAR ParamSetCount:4;
UCHAR Rsv:3; UCHAR Rsv:3;
UCHAR UAPSD:1; UCHAR UAPSD:1;
#endif /* !RT_BIG_ENDIAN */
} QBSS_AP_INFO_PARM, *PQBSS_AP_INFO_PARM; } QBSS_AP_INFO_PARM, *PQBSS_AP_INFO_PARM;
// QOS Capability reported in QAP's BEACON/ProbeRsp // QOS Capability reported in QAP's BEACON/ProbeRsp
...@@ -1330,21 +1079,12 @@ typedef struct PACKED { ...@@ -1330,21 +1079,12 @@ typedef struct PACKED {
typedef struct PACKED _RTMP_TX_RATE_SWITCH typedef struct PACKED _RTMP_TX_RATE_SWITCH
{ {
UCHAR ItemNo; UCHAR ItemNo;
#ifdef RT_BIG_ENDIAN
UCHAR Rsv2:2;
UCHAR Mode:2;
UCHAR Rsv1:1;
UCHAR BW:1;
UCHAR ShortGI:1;
UCHAR STBC:1;
#else
UCHAR STBC:1; UCHAR STBC:1;
UCHAR ShortGI:1; UCHAR ShortGI:1;
UCHAR BW:1; UCHAR BW:1;
UCHAR Rsv1:1; UCHAR Rsv1:1;
UCHAR Mode:2; UCHAR Mode:2;
UCHAR Rsv2:2; UCHAR Rsv2:2;
#endif
UCHAR CurrMCS; UCHAR CurrMCS;
UCHAR TrainUp; UCHAR TrainUp;
UCHAR TrainDown; UCHAR TrainDown;
......
drivers/staging/rt2860/oid.h
View file @ 51f94a7b
...@@ -682,17 +682,6 @@ enum { ...@@ -682,17 +682,6 @@ enum {
// MIMO Tx parameter, ShortGI, MCS, STBC, etc. these are fields in TXWI. Don't change this definition!!! // MIMO Tx parameter, ShortGI, MCS, STBC, etc. these are fields in TXWI. Don't change this definition!!!
typedef union _HTTRANSMIT_SETTING { typedef union _HTTRANSMIT_SETTING {
#ifdef RT_BIG_ENDIAN
struct {
USHORT MODE:2; // Use definition MODE_xxx.
USHORT TxBF:1;
USHORT rsv:2;
USHORT STBC:2; //SPACE
USHORT ShortGI:1;
USHORT BW:1; //channel bandwidth 20MHz or 40 MHz
USHORT MCS:7; // MCS
} field;
#else
struct { struct {
USHORT MCS:7; // MCS USHORT MCS:7; // MCS
USHORT BW:1; //channel bandwidth 20MHz or 40 MHz USHORT BW:1; //channel bandwidth 20MHz or 40 MHz
...@@ -702,7 +691,6 @@ typedef union _HTTRANSMIT_SETTING { ...@@ -702,7 +691,6 @@ typedef union _HTTRANSMIT_SETTING {
USHORT TxBF:1; USHORT TxBF:1;
USHORT MODE:2; // Use definition MODE_xxx. USHORT MODE:2; // Use definition MODE_xxx.
} field; } field;
#endif
USHORT word; USHORT word;
} HTTRANSMIT_SETTING, *PHTTRANSMIT_SETTING; } HTTRANSMIT_SETTING, *PHTTRANSMIT_SETTING;
......
drivers/staging/rt2860/rt28xx.h
View file @ 51f94a7b
...@@ -54,32 +54,6 @@ ...@@ -54,32 +54,6 @@
// //
#define DMA_CSR0 0x200 #define DMA_CSR0 0x200
#define INT_SOURCE_CSR 0x200 #define INT_SOURCE_CSR 0x200
#ifdef RT_BIG_ENDIAN
typedef union _INT_SOURCE_CSR_STRUC {
struct {
UINT32 :14;
UINT32 TxCoherent:1;
UINT32 RxCoherent:1;
UINT32 GPTimer:1;
UINT32 AutoWakeup:1;//bit14
UINT32 TXFifoStatusInt:1;//FIFO Statistics is full, sw should read 0x171c
UINT32 PreTBTT:1;
UINT32 TBTTInt:1;
UINT32 RxTxCoherent:1;
UINT32 MCUCommandINT:1;
UINT32 MgmtDmaDone:1;
UINT32 HccaDmaDone:1;
UINT32 Ac3DmaDone:1;
UINT32 Ac2DmaDone:1;
UINT32 Ac1DmaDone:1;
UINT32 Ac0DmaDone:1;
UINT32 RxDone:1;
UINT32 TxDelayINT:1; //delayed interrupt, not interrupt until several int or time limit hit
UINT32 RxDelayINT:1; //dealyed interrupt
} field;
UINT32 word;
} INT_SOURCE_CSR_STRUC, *PINT_SOURCE_CSR_STRUC;
#else
typedef union _INT_SOURCE_CSR_STRUC { typedef union _INT_SOURCE_CSR_STRUC {
struct { struct {
UINT32 RxDelayINT:1; UINT32 RxDelayINT:1;
...@@ -104,32 +78,11 @@ typedef union _INT_SOURCE_CSR_STRUC { ...@@ -104,32 +78,11 @@ typedef union _INT_SOURCE_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} INT_SOURCE_CSR_STRUC, *PINT_SOURCE_CSR_STRUC; } INT_SOURCE_CSR_STRUC, *PINT_SOURCE_CSR_STRUC;
#endif
// //
// INT_MASK_CSR: Interrupt MASK register. 1: the interrupt is mask OFF // INT_MASK_CSR: Interrupt MASK register. 1: the interrupt is mask OFF
// //
#define INT_MASK_CSR 0x204 #define INT_MASK_CSR 0x204
#ifdef RT_BIG_ENDIAN
typedef union _INT_MASK_CSR_STRUC {
struct {
UINT32 TxCoherent:1;
UINT32 RxCoherent:1;
UINT32 :20;
UINT32 MCUCommandINT:1;
UINT32 MgmtDmaDone:1;
UINT32 HccaDmaDone:1;
UINT32 Ac3DmaDone:1;
UINT32 Ac2DmaDone:1;
UINT32 Ac1DmaDone:1;
UINT32 Ac0DmaDone:1;
UINT32 RxDone:1;
UINT32 TxDelay:1;
UINT32 RXDelay_INT_MSK:1;
} field;
UINT32 word;
}INT_MASK_CSR_STRUC, *PINT_MASK_CSR_STRUC;
#else
typedef union _INT_MASK_CSR_STRUC { typedef union _INT_MASK_CSR_STRUC {
struct { struct {
UINT32 RXDelay_INT_MSK:1; UINT32 RXDelay_INT_MSK:1;
...@@ -148,24 +101,8 @@ typedef union _INT_MASK_CSR_STRUC { ...@@ -148,24 +101,8 @@ typedef union _INT_MASK_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} INT_MASK_CSR_STRUC, *PINT_MASK_CSR_STRUC; } INT_MASK_CSR_STRUC, *PINT_MASK_CSR_STRUC;
#endif
#define WPDMA_GLO_CFG 0x208 #define WPDMA_GLO_CFG 0x208
#ifdef RT_BIG_ENDIAN
typedef union _WPDMA_GLO_CFG_STRUC {
struct {
UINT32 HDR_SEG_LEN:16;
UINT32 RXHdrScater:8;
UINT32 BigEndian:1;
UINT32 EnTXWriteBackDDONE:1;
UINT32 WPDMABurstSIZE:2;
UINT32 RxDMABusy:1;
UINT32 EnableRxDMA:1;
UINT32 TxDMABusy:1;
UINT32 EnableTxDMA:1;
} field;
UINT32 word;
}WPDMA_GLO_CFG_STRUC, *PWPDMA_GLO_CFG_STRUC;
#else
typedef union _WPDMA_GLO_CFG_STRUC { typedef union _WPDMA_GLO_CFG_STRUC {
struct { struct {
UINT32 EnableTxDMA:1; UINT32 EnableTxDMA:1;
...@@ -180,24 +117,8 @@ typedef union _WPDMA_GLO_CFG_STRUC { ...@@ -180,24 +117,8 @@ typedef union _WPDMA_GLO_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} WPDMA_GLO_CFG_STRUC, *PWPDMA_GLO_CFG_STRUC; } WPDMA_GLO_CFG_STRUC, *PWPDMA_GLO_CFG_STRUC;
#endif
#define WPDMA_RST_IDX 0x20c #define WPDMA_RST_IDX 0x20c
#ifdef RT_BIG_ENDIAN
typedef union _WPDMA_RST_IDX_STRUC {
struct {
UINT32 :15;
UINT32 RST_DRX_IDX0:1;
UINT32 rsv:10;
UINT32 RST_DTX_IDX5:1;
UINT32 RST_DTX_IDX4:1;
UINT32 RST_DTX_IDX3:1;
UINT32 RST_DTX_IDX2:1;
UINT32 RST_DTX_IDX1:1;
UINT32 RST_DTX_IDX0:1;
} field;
UINT32 word;
}WPDMA_RST_IDX_STRUC, *PWPDMA_RST_IDX_STRUC;
#else
typedef union _WPDMA_RST_IDX_STRUC { typedef union _WPDMA_RST_IDX_STRUC {
struct { struct {
UINT32 RST_DTX_IDX0:1; UINT32 RST_DTX_IDX0:1;
...@@ -212,21 +133,8 @@ typedef union _WPDMA_RST_IDX_STRUC { ...@@ -212,21 +133,8 @@ typedef union _WPDMA_RST_IDX_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} WPDMA_RST_IDX_STRUC, *PWPDMA_RST_IDX_STRUC; } WPDMA_RST_IDX_STRUC, *PWPDMA_RST_IDX_STRUC;
#endif
#define DELAY_INT_CFG 0x0210 #define DELAY_INT_CFG 0x0210
#ifdef RT_BIG_ENDIAN
typedef union _DELAY_INT_CFG_STRUC {
struct {
UINT32 TXDLY_INT_EN:1;
UINT32 TXMAX_PINT:7;
UINT32 TXMAX_PTIME:8;
UINT32 RXDLY_INT_EN:1;
UINT32 RXMAX_PINT:7;
UINT32 RXMAX_PTIME:8;
} field;
UINT32 word;
}DELAY_INT_CFG_STRUC, *PDELAY_INT_CFG_STRUC;
#else
typedef union _DELAY_INT_CFG_STRUC { typedef union _DELAY_INT_CFG_STRUC {
struct { struct {
UINT32 RXMAX_PTIME:8; UINT32 RXMAX_PTIME:8;
...@@ -238,20 +146,8 @@ typedef union _DELAY_INT_CFG_STRUC { ...@@ -238,20 +146,8 @@ typedef union _DELAY_INT_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} DELAY_INT_CFG_STRUC, *PDELAY_INT_CFG_STRUC; } DELAY_INT_CFG_STRUC, *PDELAY_INT_CFG_STRUC;
#endif
#define WMM_AIFSN_CFG 0x0214 #define WMM_AIFSN_CFG 0x0214
#ifdef RT_BIG_ENDIAN
typedef union _AIFSN_CSR_STRUC {
struct {
UINT32 Rsv:16;
UINT32 Aifsn3:4; // for AC_VO
UINT32 Aifsn2:4; // for AC_VI
UINT32 Aifsn1:4; // for AC_BK
UINT32 Aifsn0:4; // for AC_BE
} field;
UINT32 word;
} AIFSN_CSR_STRUC, *PAIFSN_CSR_STRUC;
#else
typedef union _AIFSN_CSR_STRUC { typedef union _AIFSN_CSR_STRUC {
struct { struct {
UINT32 Aifsn0:4; // for AC_BE UINT32 Aifsn0:4; // for AC_BE
...@@ -262,23 +158,11 @@ typedef union _AIFSN_CSR_STRUC { ...@@ -262,23 +158,11 @@ typedef union _AIFSN_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} AIFSN_CSR_STRUC, *PAIFSN_CSR_STRUC; } AIFSN_CSR_STRUC, *PAIFSN_CSR_STRUC;
#endif
// //
// CWMIN_CSR: CWmin for each EDCA AC // CWMIN_CSR: CWmin for each EDCA AC
// //
#define WMM_CWMIN_CFG 0x0218 #define WMM_CWMIN_CFG 0x0218
#ifdef RT_BIG_ENDIAN
typedef union _CWMIN_CSR_STRUC {
struct {
UINT32 Rsv:16;
UINT32 Cwmin3:4; // for AC_VO
UINT32 Cwmin2:4; // for AC_VI
UINT32 Cwmin1:4; // for AC_BK
UINT32 Cwmin0:4; // for AC_BE
} field;
UINT32 word;
} CWMIN_CSR_STRUC, *PCWMIN_CSR_STRUC;
#else
typedef union _CWMIN_CSR_STRUC { typedef union _CWMIN_CSR_STRUC {
struct { struct {
UINT32 Cwmin0:4; // for AC_BE UINT32 Cwmin0:4; // for AC_BE
...@@ -289,24 +173,11 @@ typedef union _CWMIN_CSR_STRUC { ...@@ -289,24 +173,11 @@ typedef union _CWMIN_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} CWMIN_CSR_STRUC, *PCWMIN_CSR_STRUC; } CWMIN_CSR_STRUC, *PCWMIN_CSR_STRUC;
#endif
// //
// CWMAX_CSR: CWmin for each EDCA AC // CWMAX_CSR: CWmin for each EDCA AC
// //
#define WMM_CWMAX_CFG 0x021c #define WMM_CWMAX_CFG 0x021c
#ifdef RT_BIG_ENDIAN
typedef union _CWMAX_CSR_STRUC {
struct {
UINT32 Rsv:16;
UINT32 Cwmax3:4; // for AC_VO
UINT32 Cwmax2:4; // for AC_VI
UINT32 Cwmax1:4; // for AC_BK
UINT32 Cwmax0:4; // for AC_BE
} field;
UINT32 word;
} CWMAX_CSR_STRUC, *PCWMAX_CSR_STRUC;
#else
typedef union _CWMAX_CSR_STRUC { typedef union _CWMAX_CSR_STRUC {
struct { struct {
UINT32 Cwmax0:4; // for AC_BE UINT32 Cwmax0:4; // for AC_BE
...@@ -317,22 +188,11 @@ typedef union _CWMAX_CSR_STRUC { ...@@ -317,22 +188,11 @@ typedef union _CWMAX_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} CWMAX_CSR_STRUC, *PCWMAX_CSR_STRUC; } CWMAX_CSR_STRUC, *PCWMAX_CSR_STRUC;
#endif
// //
// AC_TXOP_CSR0: AC_BK/AC_BE TXOP register // AC_TXOP_CSR0: AC_BK/AC_BE TXOP register
// //
#define WMM_TXOP0_CFG 0x0220 #define WMM_TXOP0_CFG 0x0220
#ifdef RT_BIG_ENDIAN
typedef union _AC_TXOP_CSR0_STRUC {
struct {
USHORT Ac1Txop; // for AC_BE, in unit of 32us
USHORT Ac0Txop; // for AC_BK, in unit of 32us
} field;
UINT32 word;
} AC_TXOP_CSR0_STRUC, *PAC_TXOP_CSR0_STRUC;
#else
typedef union _AC_TXOP_CSR0_STRUC { typedef union _AC_TXOP_CSR0_STRUC {
struct { struct {
USHORT Ac0Txop; // for AC_BK, in unit of 32us USHORT Ac0Txop; // for AC_BK, in unit of 32us
...@@ -340,21 +200,11 @@ typedef union _AC_TXOP_CSR0_STRUC { ...@@ -340,21 +200,11 @@ typedef union _AC_TXOP_CSR0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} AC_TXOP_CSR0_STRUC, *PAC_TXOP_CSR0_STRUC; } AC_TXOP_CSR0_STRUC, *PAC_TXOP_CSR0_STRUC;
#endif
// //
// AC_TXOP_CSR1: AC_VO/AC_VI TXOP register // AC_TXOP_CSR1: AC_VO/AC_VI TXOP register
// //
#define WMM_TXOP1_CFG 0x0224 #define WMM_TXOP1_CFG 0x0224
#ifdef RT_BIG_ENDIAN
typedef union _AC_TXOP_CSR1_STRUC {
struct {
USHORT Ac3Txop; // for AC_VO, in unit of 32us
USHORT Ac2Txop; // for AC_VI, in unit of 32us
} field;
UINT32 word;
} AC_TXOP_CSR1_STRUC, *PAC_TXOP_CSR1_STRUC;
#else
typedef union _AC_TXOP_CSR1_STRUC { typedef union _AC_TXOP_CSR1_STRUC {
struct { struct {
USHORT Ac2Txop; // for AC_VI, in unit of 32us USHORT Ac2Txop; // for AC_VI, in unit of 32us
...@@ -362,7 +212,7 @@ typedef union _AC_TXOP_CSR1_STRUC { ...@@ -362,7 +212,7 @@ typedef union _AC_TXOP_CSR1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} AC_TXOP_CSR1_STRUC, *PAC_TXOP_CSR1_STRUC; } AC_TXOP_CSR1_STRUC, *PAC_TXOP_CSR1_STRUC;
#endif
#define RINGREG_DIFF 0x10 #define RINGREG_DIFF 0x10
#define GPIO_CTRL_CFG 0x0228 //MAC_CSR13 #define GPIO_CTRL_CFG 0x0228 //MAC_CSR13
#define MCU_CMD_CFG 0x022c #define MCU_CMD_CFG 0x022c
...@@ -398,25 +248,7 @@ typedef union _AC_TXOP_CSR1_STRUC { ...@@ -398,25 +248,7 @@ typedef union _AC_TXOP_CSR1_STRUC {
#define RX_CRX_IDX 0x0298 #define RX_CRX_IDX 0x0298
#define RX_DRX_IDX 0x029c #define RX_DRX_IDX 0x029c
#define USB_DMA_CFG 0x02a0 #define USB_DMA_CFG 0x02a0
#ifdef RT_BIG_ENDIAN
typedef union _USB_DMA_CFG_STRUC {
struct {
UINT32 TxBusy:1; //USB DMA TX FSM busy . debug only
UINT32 RxBusy:1; //USB DMA RX FSM busy . debug only
UINT32 EpoutValid:6; //OUT endpoint data valid. debug only
UINT32 TxBulkEn:1; //Enable USB DMA Tx
UINT32 RxBulkEn:1; //Enable USB DMA Rx
UINT32 RxBulkAggEn:1; //Enable Rx Bulk Aggregation
UINT32 TxopHalt:1; //Halt TXOP count down when TX buffer is full.
UINT32 TxClear:1; //Clear USB DMA TX path
UINT32 rsv:2;
UINT32 phyclear:1; //phy watch dog enable. write 1
UINT32 RxBulkAggLmt:8; //Rx Bulk Aggregation Limit in unit of 1024 bytes
UINT32 RxBulkAggTOut:8; //Rx Bulk Aggregation TimeOut in unit of 33ns
} field;
UINT32 word;
} USB_DMA_CFG_STRUC, *PUSB_DMA_CFG_STRUC;
#else
typedef union _USB_DMA_CFG_STRUC { typedef union _USB_DMA_CFG_STRUC {
struct { struct {
UINT32 RxBulkAggTOut:8; //Rx Bulk Aggregation TimeOut in unit of 33ns UINT32 RxBulkAggTOut:8; //Rx Bulk Aggregation TimeOut in unit of 33ns
...@@ -434,7 +266,6 @@ typedef union _USB_DMA_CFG_STRUC { ...@@ -434,7 +266,6 @@ typedef union _USB_DMA_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} USB_DMA_CFG_STRUC, *PUSB_DMA_CFG_STRUC; } USB_DMA_CFG_STRUC, *PUSB_DMA_CFG_STRUC;
#endif
// //
// 3 PBF registers // 3 PBF registers
...@@ -458,15 +289,6 @@ typedef union _USB_DMA_CFG_STRUC { ...@@ -458,15 +289,6 @@ typedef union _USB_DMA_CFG_STRUC {
// 4.1 MAC SYSTEM configuration registers (offset:0x1000) // 4.1 MAC SYSTEM configuration registers (offset:0x1000)
// //
#define MAC_CSR0 0x1000 #define MAC_CSR0 0x1000
#ifdef RT_BIG_ENDIAN
typedef union _ASIC_VER_ID_STRUC {
struct {
USHORT ASICVer; // version : 2860
USHORT ASICRev; // reversion : 0
} field;
UINT32 word;
} ASIC_VER_ID_STRUC, *PASIC_VER_ID_STRUC;
#else
typedef union _ASIC_VER_ID_STRUC { typedef union _ASIC_VER_ID_STRUC {
struct { struct {
USHORT ASICRev; // reversion : 0 USHORT ASICRev; // reversion : 0
...@@ -474,24 +296,13 @@ typedef union _ASIC_VER_ID_STRUC { ...@@ -474,24 +296,13 @@ typedef union _ASIC_VER_ID_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} ASIC_VER_ID_STRUC, *PASIC_VER_ID_STRUC; } ASIC_VER_ID_STRUC, *PASIC_VER_ID_STRUC;
#endif
#define MAC_SYS_CTRL 0x1004 //MAC_CSR1 #define MAC_SYS_CTRL 0x1004 //MAC_CSR1
#define MAC_ADDR_DW0 0x1008 // MAC ADDR DW0 #define MAC_ADDR_DW0 0x1008 // MAC ADDR DW0
#define MAC_ADDR_DW1 0x100c // MAC ADDR DW1 #define MAC_ADDR_DW1 0x100c // MAC ADDR DW1
// //
// MAC_CSR2: STA MAC register 0 // MAC_CSR2: STA MAC register 0
// //
#ifdef RT_BIG_ENDIAN
typedef union _MAC_DW0_STRUC {
struct {
UCHAR Byte3; // MAC address byte 3
UCHAR Byte2; // MAC address byte 2
UCHAR Byte1; // MAC address byte 1
UCHAR Byte0; // MAC address byte 0
} field;
UINT32 word;
} MAC_DW0_STRUC, *PMAC_DW0_STRUC;
#else
typedef union _MAC_DW0_STRUC { typedef union _MAC_DW0_STRUC {
struct { struct {
UCHAR Byte0; // MAC address byte 0 UCHAR Byte0; // MAC address byte 0
...@@ -501,22 +312,10 @@ typedef union _MAC_DW0_STRUC { ...@@ -501,22 +312,10 @@ typedef union _MAC_DW0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} MAC_DW0_STRUC, *PMAC_DW0_STRUC; } MAC_DW0_STRUC, *PMAC_DW0_STRUC;
#endif
// //
// MAC_CSR3: STA MAC register 1 // MAC_CSR3: STA MAC register 1
// //
#ifdef RT_BIG_ENDIAN
typedef union _MAC_DW1_STRUC {
struct {
UCHAR Rsvd1;
UCHAR U2MeMask;
UCHAR Byte5; // MAC address byte 5
UCHAR Byte4; // MAC address byte 4
} field;
UINT32 word;
} MAC_DW1_STRUC, *PMAC_DW1_STRUC;
#else
typedef union _MAC_DW1_STRUC { typedef union _MAC_DW1_STRUC {
struct { struct {
UCHAR Byte4; // MAC address byte 4 UCHAR Byte4; // MAC address byte 4
...@@ -526,7 +325,6 @@ typedef union _MAC_DW1_STRUC { ...@@ -526,7 +325,6 @@ typedef union _MAC_DW1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} MAC_DW1_STRUC, *PMAC_DW1_STRUC; } MAC_DW1_STRUC, *PMAC_DW1_STRUC;
#endif
#define MAC_BSSID_DW0 0x1010 // MAC BSSID DW0 #define MAC_BSSID_DW0 0x1010 // MAC BSSID DW0
#define MAC_BSSID_DW1 0x1014 // MAC BSSID DW1 #define MAC_BSSID_DW1 0x1014 // MAC BSSID DW1
...@@ -534,18 +332,6 @@ typedef union _MAC_DW1_STRUC { ...@@ -534,18 +332,6 @@ typedef union _MAC_DW1_STRUC {
// //
// MAC_CSR5: BSSID register 1 // MAC_CSR5: BSSID register 1
// //
#ifdef RT_BIG_ENDIAN
typedef union _MAC_CSR5_STRUC {
struct {
USHORT Rsvd:11;
USHORT MBssBcnNum:3;
USHORT BssIdMode:2; // 0: one BSSID, 10: 4 BSSID, 01: 2 BSSID , 11: 8BSSID
UCHAR Byte5; // BSSID byte 5
UCHAR Byte4; // BSSID byte 4
} field;
UINT32 word;
} MAC_CSR5_STRUC, *PMAC_CSR5_STRUC;
#else
typedef union _MAC_CSR5_STRUC { typedef union _MAC_CSR5_STRUC {
struct { struct {
UCHAR Byte4; // BSSID byte 4 UCHAR Byte4; // BSSID byte 4
...@@ -556,27 +342,12 @@ typedef union _MAC_CSR5_STRUC { ...@@ -556,27 +342,12 @@ typedef union _MAC_CSR5_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} MAC_CSR5_STRUC, *PMAC_CSR5_STRUC; } MAC_CSR5_STRUC, *PMAC_CSR5_STRUC;
#endif
#define MAX_LEN_CFG 0x1018 // rt2860b max 16k bytes. bit12:13 Maximum PSDU length (power factor) 0:2^13, 1:2^14, 2:2^15, 3:2^16 #define MAX_LEN_CFG 0x1018 // rt2860b max 16k bytes. bit12:13 Maximum PSDU length (power factor) 0:2^13, 1:2^14, 2:2^15, 3:2^16
#define BBP_CSR_CFG 0x101c // #define BBP_CSR_CFG 0x101c //
// //
// BBP_CSR_CFG: BBP serial control register // BBP_CSR_CFG: BBP serial control register
// //
#ifdef RT_BIG_ENDIAN
typedef union _BBP_CSR_CFG_STRUC {
struct {
UINT32 :12;
UINT32 BBP_RW_MODE:1; // 0: use serial mode 1:parallel
UINT32 BBP_PAR_DUR:1; // 0: 4 MAC clock cycles 1: 8 MAC clock cycles
UINT32 Busy:1; // 1: ASIC is busy execute BBP programming.
UINT32 fRead:1; // 0: Write BBP, 1: Read BBP
UINT32 RegNum:8; // Selected BBP register
UINT32 Value:8; // Register value to program into BBP
} field;
UINT32 word;
} BBP_CSR_CFG_STRUC, *PBBP_CSR_CFG_STRUC;
#else
typedef union _BBP_CSR_CFG_STRUC { typedef union _BBP_CSR_CFG_STRUC {
struct { struct {
UINT32 Value:8; // Register value to program into BBP UINT32 Value:8; // Register value to program into BBP
...@@ -589,23 +360,11 @@ typedef union _BBP_CSR_CFG_STRUC { ...@@ -589,23 +360,11 @@ typedef union _BBP_CSR_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} BBP_CSR_CFG_STRUC, *PBBP_CSR_CFG_STRUC; } BBP_CSR_CFG_STRUC, *PBBP_CSR_CFG_STRUC;
#endif
#define RF_CSR_CFG0 0x1020 #define RF_CSR_CFG0 0x1020
// //
// RF_CSR_CFG: RF control register // RF_CSR_CFG: RF control register
// //
#ifdef RT_BIG_ENDIAN
typedef union _RF_CSR_CFG0_STRUC {
struct {
UINT32 Busy:1; // 0: idle 1: 8busy
UINT32 Sel:1; // 0:RF_LE0 activate 1:RF_LE1 activate
UINT32 StandbyMode:1; // 0: high when stand by 1: low when standby
UINT32 bitwidth:5; // Selected BBP register
UINT32 RegIdAndContent:24; // Register value to program into BBP
} field;
UINT32 word;
} RF_CSR_CFG0_STRUC, *PRF_CSR_CFG0_STRUC;
#else
typedef union _RF_CSR_CFG0_STRUC { typedef union _RF_CSR_CFG0_STRUC {
struct { struct {
UINT32 RegIdAndContent:24; // Register value to program into BBP UINT32 RegIdAndContent:24; // Register value to program into BBP
...@@ -616,18 +375,8 @@ typedef union _RF_CSR_CFG0_STRUC { ...@@ -616,18 +375,8 @@ typedef union _RF_CSR_CFG0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RF_CSR_CFG0_STRUC, *PRF_CSR_CFG0_STRUC; } RF_CSR_CFG0_STRUC, *PRF_CSR_CFG0_STRUC;
#endif
#define RF_CSR_CFG1 0x1024 #define RF_CSR_CFG1 0x1024
#ifdef RT_BIG_ENDIAN
typedef union _RF_CSR_CFG1_STRUC {
struct {
UINT32 rsv:7; // 0: idle 1: 8busy
UINT32 RFGap:5; // Gap between BB_CONTROL_RF and RF_LE. 0: 3 system clock cycle (37.5usec) 1: 5 system clock cycle (62.5usec)
UINT32 RegIdAndContent:24; // Register value to program into BBP
} field;
UINT32 word;
} RF_CSR_CFG1_STRUC, *PRF_CSR_CFG1_STRUC;
#else
typedef union _RF_CSR_CFG1_STRUC { typedef union _RF_CSR_CFG1_STRUC {
struct { struct {
UINT32 RegIdAndContent:24; // Register value to program into BBP UINT32 RegIdAndContent:24; // Register value to program into BBP
...@@ -636,17 +385,8 @@ typedef union _RF_CSR_CFG1_STRUC { ...@@ -636,17 +385,8 @@ typedef union _RF_CSR_CFG1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RF_CSR_CFG1_STRUC, *PRF_CSR_CFG1_STRUC; } RF_CSR_CFG1_STRUC, *PRF_CSR_CFG1_STRUC;
#endif
#define RF_CSR_CFG2 0x1028 // #define RF_CSR_CFG2 0x1028 //
#ifdef RT_BIG_ENDIAN
typedef union _RF_CSR_CFG2_STRUC {
struct {
UINT32 rsv:8; // 0: idle 1: 8busy
UINT32 RegIdAndContent:24; // Register value to program into BBP
} field;
UINT32 word;
} RF_CSR_CFG2_STRUC, *PRF_CSR_CFG2_STRUC;
#else
typedef union _RF_CSR_CFG2_STRUC { typedef union _RF_CSR_CFG2_STRUC {
struct { struct {
UINT32 RegIdAndContent:24; // Register value to program into BBP UINT32 RegIdAndContent:24; // Register value to program into BBP
...@@ -654,24 +394,8 @@ typedef union _RF_CSR_CFG2_STRUC { ...@@ -654,24 +394,8 @@ typedef union _RF_CSR_CFG2_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RF_CSR_CFG2_STRUC, *PRF_CSR_CFG2_STRUC; } RF_CSR_CFG2_STRUC, *PRF_CSR_CFG2_STRUC;
#endif
#define LED_CFG 0x102c // MAC_CSR14 #define LED_CFG 0x102c // MAC_CSR14
#ifdef RT_BIG_ENDIAN
typedef union _LED_CFG_STRUC {
struct {
UINT32 :1;
UINT32 LedPolar:1; // Led Polarity. 0: active low1: active high
UINT32 YLedMode:2; // yellow Led Mode
UINT32 GLedMode:2; // green Led Mode
UINT32 RLedMode:2; // red Led Mode 0: off1: blinking upon TX2: periodic slow blinking3: always on
UINT32 rsv:2;
UINT32 SlowBlinkPeriod:6; // slow blinking period. unit:1ms
UINT32 OffPeriod:8; // blinking off period unit 1ms
UINT32 OnPeriod:8; // blinking on period unit 1ms
} field;
UINT32 word;
} LED_CFG_STRUC, *PLED_CFG_STRUC;
#else
typedef union _LED_CFG_STRUC { typedef union _LED_CFG_STRUC {
struct { struct {
UINT32 OnPeriod:8; // blinking on period unit 1ms UINT32 OnPeriod:8; // blinking on period unit 1ms
...@@ -686,24 +410,11 @@ typedef union _LED_CFG_STRUC { ...@@ -686,24 +410,11 @@ typedef union _LED_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} LED_CFG_STRUC, *PLED_CFG_STRUC; } LED_CFG_STRUC, *PLED_CFG_STRUC;
#endif
// //
// 4.2 MAC TIMING configuration registers (offset:0x1100) // 4.2 MAC TIMING configuration registers (offset:0x1100)
// //
#define XIFS_TIME_CFG 0x1100 // MAC_CSR8 MAC_CSR9 #define XIFS_TIME_CFG 0x1100 // MAC_CSR8 MAC_CSR9
#ifdef RT_BIG_ENDIAN
typedef union _IFS_SLOT_CFG_STRUC {
struct {
UINT32 rsv:2;
UINT32 BBRxendEnable:1; // reference RXEND signal to begin XIFS defer
UINT32 EIFS:9; // unit 1us
UINT32 OfdmXifsTime:4; //OFDM SIFS. unit 1us. Applied after OFDM RX when MAC doesn't reference BBP signal BBRXEND
UINT32 OfdmSifsTime:8; // unit 1us. Applied after OFDM RX/TX
UINT32 CckmSifsTime:8; // unit 1us. Applied after CCK RX/TX
} field;
UINT32 word;
} IFS_SLOT_CFG_STRUC, *PIFS_SLOT_CFG_STRUC;
#else
typedef union _IFS_SLOT_CFG_STRUC { typedef union _IFS_SLOT_CFG_STRUC {
struct { struct {
UINT32 CckmSifsTime:8; // unit 1us. Applied after CCK RX/TX UINT32 CckmSifsTime:8; // unit 1us. Applied after CCK RX/TX
...@@ -715,7 +426,6 @@ typedef union _IFS_SLOT_CFG_STRUC { ...@@ -715,7 +426,6 @@ typedef union _IFS_SLOT_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} IFS_SLOT_CFG_STRUC, *PIFS_SLOT_CFG_STRUC; } IFS_SLOT_CFG_STRUC, *PIFS_SLOT_CFG_STRUC;
#endif
#define BKOFF_SLOT_CFG 0x1104 // mac_csr9 last 8 bits #define BKOFF_SLOT_CFG 0x1104 // mac_csr9 last 8 bits
#define NAV_TIME_CFG 0x1108 // NAV (MAC_CSR15) #define NAV_TIME_CFG 0x1108 // NAV (MAC_CSR15)
...@@ -729,20 +439,6 @@ typedef union _IFS_SLOT_CFG_STRUC { ...@@ -729,20 +439,6 @@ typedef union _IFS_SLOT_CFG_STRUC {
// //
// BCN_TIME_CFG : Synchronization control register // BCN_TIME_CFG : Synchronization control register
// //
#ifdef RT_BIG_ENDIAN
typedef union _BCN_TIME_CFG_STRUC {
struct {
UINT32 TxTimestampCompensate:8;
UINT32 :3;
UINT32 bBeaconGen:1; // Enable beacon generator
UINT32 bTBTTEnable:1;
UINT32 TsfSyncMode:2; // Enable TSF sync, 00: disable, 01: infra mode, 10: ad-hoc mode
UINT32 bTsfTicking:1; // Enable TSF auto counting
UINT32 BeaconInterval:16; // in unit of 1/16 TU
} field;
UINT32 word;
} BCN_TIME_CFG_STRUC, *PBCN_TIME_CFG_STRUC;
#else
typedef union _BCN_TIME_CFG_STRUC { typedef union _BCN_TIME_CFG_STRUC {
struct { struct {
UINT32 BeaconInterval:16; // in unit of 1/16 TU UINT32 BeaconInterval:16; // in unit of 1/16 TU
...@@ -755,7 +451,7 @@ typedef union _BCN_TIME_CFG_STRUC { ...@@ -755,7 +451,7 @@ typedef union _BCN_TIME_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} BCN_TIME_CFG_STRUC, *PBCN_TIME_CFG_STRUC; } BCN_TIME_CFG_STRUC, *PBCN_TIME_CFG_STRUC;
#endif
#define TBTT_SYNC_CFG 0x1118 // txrx_csr10 #define TBTT_SYNC_CFG 0x1118 // txrx_csr10
#define TSF_TIMER_DW0 0x111C // Local TSF timer lsb 32 bits. Read-only #define TSF_TIMER_DW0 0x111C // Local TSF timer lsb 32 bits. Read-only
#define TSF_TIMER_DW1 0x1120 // msb 32 bits. Read-only. #define TSF_TIMER_DW1 0x1120 // msb 32 bits. Read-only.
...@@ -773,17 +469,6 @@ typedef union _BCN_TIME_CFG_STRUC { ...@@ -773,17 +469,6 @@ typedef union _BCN_TIME_CFG_STRUC {
// //
// AUTO_WAKEUP_CFG: Manual power control / status register // AUTO_WAKEUP_CFG: Manual power control / status register
// //
#ifdef RT_BIG_ENDIAN
typedef union _AUTO_WAKEUP_STRUC {
struct {
UINT32 :16;
UINT32 EnableAutoWakeup:1; // 0:sleep, 1:awake
UINT32 NumofSleepingTbtt:7; // ForceWake has high privilege than PutToSleep when both set
UINT32 AutoLeadTime:8;
} field;
UINT32 word;
} AUTO_WAKEUP_STRUC, *PAUTO_WAKEUP_STRUC;
#else
typedef union _AUTO_WAKEUP_STRUC { typedef union _AUTO_WAKEUP_STRUC {
struct { struct {
UINT32 AutoLeadTime:8; UINT32 AutoLeadTime:8;
...@@ -793,7 +478,7 @@ typedef union _AUTO_WAKEUP_STRUC { ...@@ -793,7 +478,7 @@ typedef union _AUTO_WAKEUP_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} AUTO_WAKEUP_STRUC, *PAUTO_WAKEUP_STRUC; } AUTO_WAKEUP_STRUC, *PAUTO_WAKEUP_STRUC;
#endif
// //
// 4.3 MAC TX configuration registers (offset:0x1300) // 4.3 MAC TX configuration registers (offset:0x1300)
// //
...@@ -802,18 +487,6 @@ typedef union _AUTO_WAKEUP_STRUC { ...@@ -802,18 +487,6 @@ typedef union _AUTO_WAKEUP_STRUC {
#define EDCA_AC1_CFG 0x1304 #define EDCA_AC1_CFG 0x1304
#define EDCA_AC2_CFG 0x1308 #define EDCA_AC2_CFG 0x1308
#define EDCA_AC3_CFG 0x130c #define EDCA_AC3_CFG 0x130c
#ifdef RT_BIG_ENDIAN
typedef union _EDCA_AC_CFG_STRUC {
struct {
UINT32 :12; //
UINT32 Cwmax:4; //unit power of 2
UINT32 Cwmin:4; //
UINT32 Aifsn:4; // # of slot time
UINT32 AcTxop:8; // in unit of 32us
} field;
UINT32 word;
} EDCA_AC_CFG_STRUC, *PEDCA_AC_CFG_STRUC;
#else
typedef union _EDCA_AC_CFG_STRUC { typedef union _EDCA_AC_CFG_STRUC {
struct { struct {
UINT32 AcTxop:8; // in unit of 32us UINT32 AcTxop:8; // in unit of 32us
...@@ -824,7 +497,6 @@ typedef union _EDCA_AC_CFG_STRUC { ...@@ -824,7 +497,6 @@ typedef union _EDCA_AC_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} EDCA_AC_CFG_STRUC, *PEDCA_AC_CFG_STRUC; } EDCA_AC_CFG_STRUC, *PEDCA_AC_CFG_STRUC;
#endif
#define EDCA_TID_AC_MAP 0x1310 #define EDCA_TID_AC_MAP 0x1310
#define TX_PWR_CFG_0 0x1314 #define TX_PWR_CFG_0 0x1314
...@@ -841,17 +513,6 @@ typedef union _EDCA_AC_CFG_STRUC { ...@@ -841,17 +513,6 @@ typedef union _EDCA_AC_CFG_STRUC {
#define TXOP_CTRL_CFG 0x1340 #define TXOP_CTRL_CFG 0x1340
#define TX_RTS_CFG 0x1344 #define TX_RTS_CFG 0x1344
#ifdef RT_BIG_ENDIAN
typedef union _TX_RTS_CFG_STRUC {
struct {
UINT32 rsv:7;
UINT32 RtsFbkEn:1; // enable rts rate fallback
UINT32 RtsThres:16; // unit:byte
UINT32 AutoRtsRetryLimit:8;
} field;
UINT32 word;
} TX_RTS_CFG_STRUC, *PTX_RTS_CFG_STRUC;
#else
typedef union _TX_RTS_CFG_STRUC { typedef union _TX_RTS_CFG_STRUC {
struct { struct {
UINT32 AutoRtsRetryLimit:8; UINT32 AutoRtsRetryLimit:8;
...@@ -861,20 +522,8 @@ typedef union _TX_RTS_CFG_STRUC { ...@@ -861,20 +522,8 @@ typedef union _TX_RTS_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_RTS_CFG_STRUC, *PTX_RTS_CFG_STRUC; } TX_RTS_CFG_STRUC, *PTX_RTS_CFG_STRUC;
#endif
#define TX_TIMEOUT_CFG 0x1348 #define TX_TIMEOUT_CFG 0x1348
#ifdef RT_BIG_ENDIAN
typedef union _TX_TIMEOUT_CFG_STRUC {
struct {
UINT32 rsv2:8;
UINT32 TxopTimeout:8; //TXOP timeout value for TXOP truncation. It is recommended that (SLOT_TIME) > (TX_OP_TIMEOUT) > (RX_ACK_TIMEOUT)
UINT32 RxAckTimeout:8; // unit:slot. Used for TX precedure
UINT32 MpduLifeTime:4; // expiration time = 2^(9+MPDU LIFE TIME) us
UINT32 rsv:4;
} field;
UINT32 word;
} TX_TIMEOUT_CFG_STRUC, *PTX_TIMEOUT_CFG_STRUC;
#else
typedef union _TX_TIMEOUT_CFG_STRUC { typedef union _TX_TIMEOUT_CFG_STRUC {
struct { struct {
UINT32 rsv:4; UINT32 rsv:4;
...@@ -885,23 +534,8 @@ typedef union _TX_TIMEOUT_CFG_STRUC { ...@@ -885,23 +534,8 @@ typedef union _TX_TIMEOUT_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_TIMEOUT_CFG_STRUC, *PTX_TIMEOUT_CFG_STRUC; } TX_TIMEOUT_CFG_STRUC, *PTX_TIMEOUT_CFG_STRUC;
#endif
#define TX_RTY_CFG 0x134c
#ifdef RT_BIG_ENDIAN
typedef union PACKED _TX_RTY_CFG_STRUC {
struct {
UINT32 rsv:1;
UINT32 TxautoFBEnable:1; // Tx retry PHY rate auto fallback enable
UINT32 AggRtyMode:1; // Aggregate MPDU retry mode. 0:expired by retry limit, 1: expired by mpdu life timer
UINT32 NonAggRtyMode:1; // Non-Aggregate MPDU retry mode. 0:expired by retry limit, 1: expired by mpdu life timer
UINT32 LongRtyThre:12; // Long retry threshoold
UINT32 LongRtyLimit:8; //long retry limit
UINT32 ShortRtyLimit:8; // short retry limit
} field; #define TX_RTY_CFG 0x134c
UINT32 word;
} TX_RTY_CFG_STRUC, *PTX_RTY_CFG_STRUC;
#else
typedef union PACKED _TX_RTY_CFG_STRUC { typedef union PACKED _TX_RTY_CFG_STRUC {
struct { struct {
UINT32 ShortRtyLimit:8; // short retry limit UINT32 ShortRtyLimit:8; // short retry limit
...@@ -914,24 +548,8 @@ typedef union PACKED _TX_RTY_CFG_STRUC { ...@@ -914,24 +548,8 @@ typedef union PACKED _TX_RTY_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_RTY_CFG_STRUC, *PTX_RTY_CFG_STRUC; } TX_RTY_CFG_STRUC, *PTX_RTY_CFG_STRUC;
#endif
#define TX_LINK_CFG 0x1350 #define TX_LINK_CFG 0x1350
#ifdef RT_BIG_ENDIAN
typedef union PACKED _TX_LINK_CFG_STRUC {
struct PACKED {
UINT32 RemotMFS:8; //remote MCS feedback sequence number
UINT32 RemotMFB:8; // remote MCS feedback
UINT32 rsv:3; //
UINT32 TxCFAckEn:1; // Piggyback CF-ACK enable
UINT32 TxRDGEn:1; // RDG TX enable
UINT32 TxMRQEn:1; // MCS request TX enable
UINT32 RemoteUMFSEnable:1; // remote unsolicit MFB enable. 0: not apply remote remote unsolicit (MFS=7)
UINT32 MFBEnable:1; // TX apply remote MFB 1:enable
UINT32 RemoteMFBLifeTime:8; //remote MFB life time. unit : 32us
} field;
UINT32 word;
} TX_LINK_CFG_STRUC, *PTX_LINK_CFG_STRUC;
#else
typedef union PACKED _TX_LINK_CFG_STRUC { typedef union PACKED _TX_LINK_CFG_STRUC {
struct PACKED { struct PACKED {
UINT32 RemoteMFBLifeTime:8; //remote MFB life time. unit : 32us UINT32 RemoteMFBLifeTime:8; //remote MFB life time. unit : 32us
...@@ -946,23 +564,8 @@ typedef union PACKED _TX_LINK_CFG_STRUC { ...@@ -946,23 +564,8 @@ typedef union PACKED _TX_LINK_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_LINK_CFG_STRUC, *PTX_LINK_CFG_STRUC; } TX_LINK_CFG_STRUC, *PTX_LINK_CFG_STRUC;
#endif
#define HT_FBK_CFG0 0x1354 #define HT_FBK_CFG0 0x1354
#ifdef RT_BIG_ENDIAN
typedef union PACKED _HT_FBK_CFG0_STRUC {
struct {
UINT32 HTMCS7FBK:4;
UINT32 HTMCS6FBK:4;
UINT32 HTMCS5FBK:4;
UINT32 HTMCS4FBK:4;
UINT32 HTMCS3FBK:4;
UINT32 HTMCS2FBK:4;
UINT32 HTMCS1FBK:4;
UINT32 HTMCS0FBK:4;
} field;
UINT32 word;
} HT_FBK_CFG0_STRUC, *PHT_FBK_CFG0_STRUC;
#else
typedef union PACKED _HT_FBK_CFG0_STRUC { typedef union PACKED _HT_FBK_CFG0_STRUC {
struct { struct {
UINT32 HTMCS0FBK:4; UINT32 HTMCS0FBK:4;
...@@ -976,23 +579,8 @@ typedef union PACKED _HT_FBK_CFG0_STRUC { ...@@ -976,23 +579,8 @@ typedef union PACKED _HT_FBK_CFG0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} HT_FBK_CFG0_STRUC, *PHT_FBK_CFG0_STRUC; } HT_FBK_CFG0_STRUC, *PHT_FBK_CFG0_STRUC;
#endif
#define HT_FBK_CFG1 0x1358 #define HT_FBK_CFG1 0x1358
#ifdef RT_BIG_ENDIAN
typedef union _HT_FBK_CFG1_STRUC {
struct {
UINT32 HTMCS15FBK:4;
UINT32 HTMCS14FBK:4;
UINT32 HTMCS13FBK:4;
UINT32 HTMCS12FBK:4;
UINT32 HTMCS11FBK:4;
UINT32 HTMCS10FBK:4;
UINT32 HTMCS9FBK:4;
UINT32 HTMCS8FBK:4;
} field;
UINT32 word;
} HT_FBK_CFG1_STRUC, *PHT_FBK_CFG1_STRUC;
#else
typedef union _HT_FBK_CFG1_STRUC { typedef union _HT_FBK_CFG1_STRUC {
struct { struct {
UINT32 HTMCS8FBK:4; UINT32 HTMCS8FBK:4;
...@@ -1006,23 +594,8 @@ typedef union _HT_FBK_CFG1_STRUC { ...@@ -1006,23 +594,8 @@ typedef union _HT_FBK_CFG1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} HT_FBK_CFG1_STRUC, *PHT_FBK_CFG1_STRUC; } HT_FBK_CFG1_STRUC, *PHT_FBK_CFG1_STRUC;
#endif
#define LG_FBK_CFG0 0x135c #define LG_FBK_CFG0 0x135c
#ifdef RT_BIG_ENDIAN
typedef union _LG_FBK_CFG0_STRUC {
struct {
UINT32 OFDMMCS7FBK:4; //initial value is 6
UINT32 OFDMMCS6FBK:4; //initial value is 5
UINT32 OFDMMCS5FBK:4; //initial value is 4
UINT32 OFDMMCS4FBK:4; //initial value is 3
UINT32 OFDMMCS3FBK:4; //initial value is 2
UINT32 OFDMMCS2FBK:4; //initial value is 1
UINT32 OFDMMCS1FBK:4; //initial value is 0
UINT32 OFDMMCS0FBK:4; //initial value is 0
} field;
UINT32 word;
} LG_FBK_CFG0_STRUC, *PLG_FBK_CFG0_STRUC;
#else
typedef union _LG_FBK_CFG0_STRUC { typedef union _LG_FBK_CFG0_STRUC {
struct { struct {
UINT32 OFDMMCS0FBK:4; //initial value is 0 UINT32 OFDMMCS0FBK:4; //initial value is 0
...@@ -1036,20 +609,8 @@ typedef union _LG_FBK_CFG0_STRUC { ...@@ -1036,20 +609,8 @@ typedef union _LG_FBK_CFG0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} LG_FBK_CFG0_STRUC, *PLG_FBK_CFG0_STRUC; } LG_FBK_CFG0_STRUC, *PLG_FBK_CFG0_STRUC;
#endif
#define LG_FBK_CFG1 0x1360 #define LG_FBK_CFG1 0x1360
#ifdef RT_BIG_ENDIAN
typedef union _LG_FBK_CFG1_STRUC {
struct {
UINT32 rsv:16;
UINT32 CCKMCS3FBK:4; //initial value is 2
UINT32 CCKMCS2FBK:4; //initial value is 1
UINT32 CCKMCS1FBK:4; //initial value is 0
UINT32 CCKMCS0FBK:4; //initial value is 0
} field;
UINT32 word;
} LG_FBK_CFG1_STRUC, *PLG_FBK_CFG1_STRUC;
#else
typedef union _LG_FBK_CFG1_STRUC { typedef union _LG_FBK_CFG1_STRUC {
struct { struct {
UINT32 CCKMCS0FBK:4; //initial value is 0 UINT32 CCKMCS0FBK:4; //initial value is 0
...@@ -1060,7 +621,6 @@ typedef union _LG_FBK_CFG1_STRUC { ...@@ -1060,7 +621,6 @@ typedef union _LG_FBK_CFG1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} LG_FBK_CFG1_STRUC, *PLG_FBK_CFG1_STRUC; } LG_FBK_CFG1_STRUC, *PLG_FBK_CFG1_STRUC;
#endif
//======================================================= //=======================================================
//================ Protection Paramater================================ //================ Protection Paramater================================
...@@ -1070,24 +630,6 @@ typedef union _LG_FBK_CFG1_STRUC { ...@@ -1070,24 +630,6 @@ typedef union _LG_FBK_CFG1_STRUC {
#define ASIC_LONGNAV 2 #define ASIC_LONGNAV 2
#define ASIC_RTS 1 #define ASIC_RTS 1
#define ASIC_CTS 2 #define ASIC_CTS 2
#ifdef RT_BIG_ENDIAN
typedef union _PROT_CFG_STRUC {
struct {
UINT32 rsv:5;
UINT32 RTSThEn:1; //RTS threshold enable on CCK TX
UINT32 TxopAllowGF40:1; //CCK TXOP allowance.0:disallow.
UINT32 TxopAllowGF20:1; //CCK TXOP allowance.0:disallow.
UINT32 TxopAllowMM40:1; //CCK TXOP allowance.0:disallow.
UINT32 TxopAllowMM20:1; //CCK TXOP allowance. 0:disallow.
UINT32 TxopAllowOfdm:1; //CCK TXOP allowance.0:disallow.
UINT32 TxopAllowCck:1; //CCK TXOP allowance.0:disallow.
UINT32 ProtectNav:2; //TXOP protection type for CCK TX. 0:None, 1:ShortNAVprotect, 2:LongNAVProtect, 3:rsv
UINT32 ProtectCtrl:2; //Protection control frame type for CCK TX. 1:RTS/CTS, 2:CTS-to-self, 0:None, 3:rsv
UINT32 ProtectRate:16; //Protection control frame rate for CCK TX(RTS/CTS/CFEnd).
} field;
UINT32 word;
} PROT_CFG_STRUC, *PPROT_CFG_STRUC;
#else
typedef union _PROT_CFG_STRUC { typedef union _PROT_CFG_STRUC {
struct { struct {
UINT32 ProtectRate:16; //Protection control frame rate for CCK TX(RTS/CTS/CFEnd). UINT32 ProtectRate:16; //Protection control frame rate for CCK TX(RTS/CTS/CFEnd).
...@@ -1104,7 +646,6 @@ typedef union _PROT_CFG_STRUC { ...@@ -1104,7 +646,6 @@ typedef union _PROT_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} PROT_CFG_STRUC, *PPROT_CFG_STRUC; } PROT_CFG_STRUC, *PPROT_CFG_STRUC;
#endif
#define OFDM_PROT_CFG 0x1368 //OFDM Protection #define OFDM_PROT_CFG 0x1368 //OFDM Protection
#define MM20_PROT_CFG 0x136C //MM20 Protection #define MM20_PROT_CFG 0x136C //MM20 Protection
...@@ -1122,22 +663,6 @@ typedef union _PROT_CFG_STRUC { ...@@ -1122,22 +663,6 @@ typedef union _PROT_CFG_STRUC {
// //
// TXRX_CSR4: Auto-Responder/ // TXRX_CSR4: Auto-Responder/
// //
#ifdef RT_BIG_ENDIAN
typedef union _AUTO_RSP_CFG_STRUC {
struct {
UINT32 :24;
UINT32 AckCtsPsmBit:1; // Power bit value in conrtrol frame
UINT32 DualCTSEn:1; // Power bit value in conrtrol frame
UINT32 rsv:1; // Power bit value in conrtrol frame
UINT32 AutoResponderPreamble:1; // 0:long, 1:short preamble
UINT32 CTS40MRef:1; // Response CTS 40MHz duplicate mode
UINT32 CTS40MMode:1; // Response CTS 40MHz duplicate mode
UINT32 BACAckPolicyEnable:1; // 0:long, 1:short preamble
UINT32 AutoResponderEnable:1;
} field;
UINT32 word;
} AUTO_RSP_CFG_STRUC, *PAUTO_RSP_CFG_STRUC;
#else
typedef union _AUTO_RSP_CFG_STRUC { typedef union _AUTO_RSP_CFG_STRUC {
struct { struct {
UINT32 AutoResponderEnable:1; UINT32 AutoResponderEnable:1;
...@@ -1152,7 +677,6 @@ typedef union _AUTO_RSP_CFG_STRUC { ...@@ -1152,7 +677,6 @@ typedef union _AUTO_RSP_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} AUTO_RSP_CFG_STRUC, *PAUTO_RSP_CFG_STRUC; } AUTO_RSP_CFG_STRUC, *PAUTO_RSP_CFG_STRUC;
#endif
#define LEGACY_BASIC_RATE 0x1408 // TXRX_CSR5 0x3054 #define LEGACY_BASIC_RATE 0x1408 // TXRX_CSR5 0x3054
#define HT_BASIC_RATE 0x140c #define HT_BASIC_RATE 0x140c
...@@ -1185,15 +709,6 @@ typedef union _AUTO_RSP_CFG_STRUC { ...@@ -1185,15 +709,6 @@ typedef union _AUTO_RSP_CFG_STRUC {
// //
// RX_STA_CNT0_STRUC: RX PLCP error count & RX CRC error count // RX_STA_CNT0_STRUC: RX PLCP error count & RX CRC error count
// //
#ifdef RT_BIG_ENDIAN
typedef union _RX_STA_CNT0_STRUC {
struct {
USHORT PhyErr;
USHORT CrcErr;
} field;
UINT32 word;
} RX_STA_CNT0_STRUC, *PRX_STA_CNT0_STRUC;
#else
typedef union _RX_STA_CNT0_STRUC { typedef union _RX_STA_CNT0_STRUC {
struct { struct {
USHORT CrcErr; USHORT CrcErr;
...@@ -1201,20 +716,10 @@ typedef union _RX_STA_CNT0_STRUC { ...@@ -1201,20 +716,10 @@ typedef union _RX_STA_CNT0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RX_STA_CNT0_STRUC, *PRX_STA_CNT0_STRUC; } RX_STA_CNT0_STRUC, *PRX_STA_CNT0_STRUC;
#endif
// //
// RX_STA_CNT1_STRUC: RX False CCA count & RX LONG frame count // RX_STA_CNT1_STRUC: RX False CCA count & RX LONG frame count
// //
#ifdef RT_BIG_ENDIAN
typedef union _RX_STA_CNT1_STRUC {
struct {
USHORT PlcpErr;
USHORT FalseCca;
} field;
UINT32 word;
} RX_STA_CNT1_STRUC, *PRX_STA_CNT1_STRUC;
#else
typedef union _RX_STA_CNT1_STRUC { typedef union _RX_STA_CNT1_STRUC {
struct { struct {
USHORT FalseCca; USHORT FalseCca;
...@@ -1222,20 +727,10 @@ typedef union _RX_STA_CNT1_STRUC { ...@@ -1222,20 +727,10 @@ typedef union _RX_STA_CNT1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RX_STA_CNT1_STRUC, *PRX_STA_CNT1_STRUC; } RX_STA_CNT1_STRUC, *PRX_STA_CNT1_STRUC;
#endif
// //
// RX_STA_CNT2_STRUC: // RX_STA_CNT2_STRUC:
// //
#ifdef RT_BIG_ENDIAN
typedef union _RX_STA_CNT2_STRUC {
struct {
USHORT RxFifoOverflowCount;
USHORT RxDupliCount;
} field;
UINT32 word;
} RX_STA_CNT2_STRUC, *PRX_STA_CNT2_STRUC;
#else
typedef union _RX_STA_CNT2_STRUC { typedef union _RX_STA_CNT2_STRUC {
struct { struct {
USHORT RxDupliCount; USHORT RxDupliCount;
...@@ -1243,20 +738,11 @@ typedef union _RX_STA_CNT2_STRUC { ...@@ -1243,20 +738,11 @@ typedef union _RX_STA_CNT2_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RX_STA_CNT2_STRUC, *PRX_STA_CNT2_STRUC; } RX_STA_CNT2_STRUC, *PRX_STA_CNT2_STRUC;
#endif
#define TX_STA_CNT0 0x170C // #define TX_STA_CNT0 0x170C //
// //
// STA_CSR3: TX Beacon count // STA_CSR3: TX Beacon count
// //
#ifdef RT_BIG_ENDIAN
typedef union _TX_STA_CNT0_STRUC {
struct {
USHORT TxBeaconCount;
USHORT TxFailCount;
} field;
UINT32 word;
} TX_STA_CNT0_STRUC, *PTX_STA_CNT0_STRUC;
#else
typedef union _TX_STA_CNT0_STRUC { typedef union _TX_STA_CNT0_STRUC {
struct { struct {
USHORT TxFailCount; USHORT TxFailCount;
...@@ -1264,20 +750,11 @@ typedef union _TX_STA_CNT0_STRUC { ...@@ -1264,20 +750,11 @@ typedef union _TX_STA_CNT0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_STA_CNT0_STRUC, *PTX_STA_CNT0_STRUC; } TX_STA_CNT0_STRUC, *PTX_STA_CNT0_STRUC;
#endif
#define TX_STA_CNT1 0x1710 // #define TX_STA_CNT1 0x1710 //
// //
// TX_STA_CNT1: TX tx count // TX_STA_CNT1: TX tx count
// //
#ifdef RT_BIG_ENDIAN
typedef union _TX_STA_CNT1_STRUC {
struct {
USHORT TxRetransmit;
USHORT TxSuccess;
} field;
UINT32 word;
} TX_STA_CNT1_STRUC, *PTX_STA_CNT1_STRUC;
#else
typedef union _TX_STA_CNT1_STRUC { typedef union _TX_STA_CNT1_STRUC {
struct { struct {
USHORT TxSuccess; USHORT TxSuccess;
...@@ -1285,20 +762,11 @@ typedef union _TX_STA_CNT1_STRUC { ...@@ -1285,20 +762,11 @@ typedef union _TX_STA_CNT1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_STA_CNT1_STRUC, *PTX_STA_CNT1_STRUC; } TX_STA_CNT1_STRUC, *PTX_STA_CNT1_STRUC;
#endif
#define TX_STA_CNT2 0x1714 // #define TX_STA_CNT2 0x1714 //
// //
// TX_STA_CNT2: TX tx count // TX_STA_CNT2: TX tx count
// //
#ifdef RT_BIG_ENDIAN
typedef union _TX_STA_CNT2_STRUC {
struct {
USHORT TxUnderFlowCount;
USHORT TxZeroLenCount;
} field;
UINT32 word;
} TX_STA_CNT2_STRUC, *PTX_STA_CNT2_STRUC;
#else
typedef union _TX_STA_CNT2_STRUC { typedef union _TX_STA_CNT2_STRUC {
struct { struct {
USHORT TxZeroLenCount; USHORT TxZeroLenCount;
...@@ -1306,28 +774,11 @@ typedef union _TX_STA_CNT2_STRUC { ...@@ -1306,28 +774,11 @@ typedef union _TX_STA_CNT2_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_STA_CNT2_STRUC, *PTX_STA_CNT2_STRUC; } TX_STA_CNT2_STRUC, *PTX_STA_CNT2_STRUC;
#endif
#define TX_STA_FIFO 0x1718 // #define TX_STA_FIFO 0x1718 //
// //
// TX_STA_FIFO_STRUC: TX Result for specific PID status fifo register // TX_STA_FIFO_STRUC: TX Result for specific PID status fifo register
// //
#ifdef RT_BIG_ENDIAN
typedef union PACKED _TX_STA_FIFO_STRUC {
struct {
UINT32 Reserve:2;
UINT32 TxBF:1; // 3*3
UINT32 SuccessRate:13; //include MCS, mode ,shortGI, BW settingSame format as TXWI Word 0 Bit 31-16.
// UINT32 SuccessRate:16; //include MCS, mode ,shortGI, BW settingSame format as TXWI Word 0 Bit 31-16.
UINT32 wcid:8; //wireless client index
UINT32 TxAckRequired:1; // ack required
UINT32 TxAggre:1; // Tx is aggregated
UINT32 TxSuccess:1; // Tx success. whether success or not
UINT32 PidType:4;
UINT32 bValid:1; // 1:This register contains a valid TX result
} field;
UINT32 word;
} TX_STA_FIFO_STRUC, *PTX_STA_FIFO_STRUC;
#else
typedef union PACKED _TX_STA_FIFO_STRUC { typedef union PACKED _TX_STA_FIFO_STRUC {
struct { struct {
UINT32 bValid:1; // 1:This register contains a valid TX result UINT32 bValid:1; // 1:This register contains a valid TX result
...@@ -1343,18 +794,9 @@ typedef union PACKED _TX_STA_FIFO_STRUC { ...@@ -1343,18 +794,9 @@ typedef union PACKED _TX_STA_FIFO_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_STA_FIFO_STRUC, *PTX_STA_FIFO_STRUC; } TX_STA_FIFO_STRUC, *PTX_STA_FIFO_STRUC;
#endif
// Debug counter // Debug counter
#define TX_AGG_CNT 0x171c #define TX_AGG_CNT 0x171c
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT_STRUC {
struct {
USHORT AggTxCount;
USHORT NonAggTxCount;
} field;
UINT32 word;
} TX_AGG_CNT_STRUC, *PTX_AGG_CNT_STRUC;
#else
typedef union _TX_AGG_CNT_STRUC { typedef union _TX_AGG_CNT_STRUC {
struct { struct {
USHORT NonAggTxCount; USHORT NonAggTxCount;
...@@ -1362,18 +804,9 @@ typedef union _TX_AGG_CNT_STRUC { ...@@ -1362,18 +804,9 @@ typedef union _TX_AGG_CNT_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT_STRUC, *PTX_AGG_CNT_STRUC; } TX_AGG_CNT_STRUC, *PTX_AGG_CNT_STRUC;
#endif
// Debug counter // Debug counter
#define TX_AGG_CNT0 0x1720 #define TX_AGG_CNT0 0x1720
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT0_STRUC {
struct {
USHORT AggSize2Count;
USHORT AggSize1Count;
} field;
UINT32 word;
} TX_AGG_CNT0_STRUC, *PTX_AGG_CNT0_STRUC;
#else
typedef union _TX_AGG_CNT0_STRUC { typedef union _TX_AGG_CNT0_STRUC {
struct { struct {
USHORT AggSize1Count; USHORT AggSize1Count;
...@@ -1381,18 +814,9 @@ typedef union _TX_AGG_CNT0_STRUC { ...@@ -1381,18 +814,9 @@ typedef union _TX_AGG_CNT0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT0_STRUC, *PTX_AGG_CNT0_STRUC; } TX_AGG_CNT0_STRUC, *PTX_AGG_CNT0_STRUC;
#endif
// Debug counter // Debug counter
#define TX_AGG_CNT1 0x1724 #define TX_AGG_CNT1 0x1724
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT1_STRUC {
struct {
USHORT AggSize4Count;
USHORT AggSize3Count;
} field;
UINT32 word;
} TX_AGG_CNT1_STRUC, *PTX_AGG_CNT1_STRUC;
#else
typedef union _TX_AGG_CNT1_STRUC { typedef union _TX_AGG_CNT1_STRUC {
struct { struct {
USHORT AggSize3Count; USHORT AggSize3Count;
...@@ -1400,17 +824,8 @@ typedef union _TX_AGG_CNT1_STRUC { ...@@ -1400,17 +824,8 @@ typedef union _TX_AGG_CNT1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT1_STRUC, *PTX_AGG_CNT1_STRUC; } TX_AGG_CNT1_STRUC, *PTX_AGG_CNT1_STRUC;
#endif
#define TX_AGG_CNT2 0x1728 #define TX_AGG_CNT2 0x1728
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT2_STRUC {
struct {
USHORT AggSize6Count;
USHORT AggSize5Count;
} field;
UINT32 word;
} TX_AGG_CNT2_STRUC, *PTX_AGG_CNT2_STRUC;
#else
typedef union _TX_AGG_CNT2_STRUC { typedef union _TX_AGG_CNT2_STRUC {
struct { struct {
USHORT AggSize5Count; USHORT AggSize5Count;
...@@ -1418,18 +833,9 @@ typedef union _TX_AGG_CNT2_STRUC { ...@@ -1418,18 +833,9 @@ typedef union _TX_AGG_CNT2_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT2_STRUC, *PTX_AGG_CNT2_STRUC; } TX_AGG_CNT2_STRUC, *PTX_AGG_CNT2_STRUC;
#endif
// Debug counter // Debug counter
#define TX_AGG_CNT3 0x172c #define TX_AGG_CNT3 0x172c
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT3_STRUC {
struct {
USHORT AggSize8Count;
USHORT AggSize7Count;
} field;
UINT32 word;
} TX_AGG_CNT3_STRUC, *PTX_AGG_CNT3_STRUC;
#else
typedef union _TX_AGG_CNT3_STRUC { typedef union _TX_AGG_CNT3_STRUC {
struct { struct {
USHORT AggSize7Count; USHORT AggSize7Count;
...@@ -1437,18 +843,9 @@ typedef union _TX_AGG_CNT3_STRUC { ...@@ -1437,18 +843,9 @@ typedef union _TX_AGG_CNT3_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT3_STRUC, *PTX_AGG_CNT3_STRUC; } TX_AGG_CNT3_STRUC, *PTX_AGG_CNT3_STRUC;
#endif
// Debug counter // Debug counter
#define TX_AGG_CNT4 0x1730 #define TX_AGG_CNT4 0x1730
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT4_STRUC {
struct {
USHORT AggSize10Count;
USHORT AggSize9Count;
} field;
UINT32 word;
} TX_AGG_CNT4_STRUC, *PTX_AGG_CNT4_STRUC;
#else
typedef union _TX_AGG_CNT4_STRUC { typedef union _TX_AGG_CNT4_STRUC {
struct { struct {
USHORT AggSize9Count; USHORT AggSize9Count;
...@@ -1456,35 +853,17 @@ typedef union _TX_AGG_CNT4_STRUC { ...@@ -1456,35 +853,17 @@ typedef union _TX_AGG_CNT4_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT4_STRUC, *PTX_AGG_CNT4_STRUC; } TX_AGG_CNT4_STRUC, *PTX_AGG_CNT4_STRUC;
#endif
#define TX_AGG_CNT5 0x1734 #define TX_AGG_CNT5 0x1734
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT5_STRUC { typedef union _TX_AGG_CNT5_STRUC {
struct { struct {
USHORT AggSize12Count;
USHORT AggSize11Count; USHORT AggSize11Count;
USHORT AggSize12Count;
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT5_STRUC, *PTX_AGG_CNT5_STRUC; } TX_AGG_CNT5_STRUC, *PTX_AGG_CNT5_STRUC;
#else
typedef union _TX_AGG_CNT5_STRUC {
struct {
USHORT AggSize11Count;
USHORT AggSize12Count;
} field;
UINT32 word;
} TX_AGG_CNT5_STRUC, *PTX_AGG_CNT5_STRUC;
#endif
#define TX_AGG_CNT6 0x1738 #define TX_AGG_CNT6 0x1738
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT6_STRUC {
struct {
USHORT AggSize14Count;
USHORT AggSize13Count;
} field;
UINT32 word;
} TX_AGG_CNT6_STRUC, *PTX_AGG_CNT6_STRUC;
#else
typedef union _TX_AGG_CNT6_STRUC { typedef union _TX_AGG_CNT6_STRUC {
struct { struct {
USHORT AggSize13Count; USHORT AggSize13Count;
...@@ -1492,17 +871,8 @@ typedef union _TX_AGG_CNT6_STRUC { ...@@ -1492,17 +871,8 @@ typedef union _TX_AGG_CNT6_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT6_STRUC, *PTX_AGG_CNT6_STRUC; } TX_AGG_CNT6_STRUC, *PTX_AGG_CNT6_STRUC;
#endif
#define TX_AGG_CNT7 0x173c #define TX_AGG_CNT7 0x173c
#ifdef RT_BIG_ENDIAN
typedef union _TX_AGG_CNT7_STRUC {
struct {
USHORT AggSize16Count;
USHORT AggSize15Count;
} field;
UINT32 word;
} TX_AGG_CNT7_STRUC, *PTX_AGG_CNT7_STRUC;
#else
typedef union _TX_AGG_CNT7_STRUC { typedef union _TX_AGG_CNT7_STRUC {
struct { struct {
USHORT AggSize15Count; USHORT AggSize15Count;
...@@ -1510,17 +880,8 @@ typedef union _TX_AGG_CNT7_STRUC { ...@@ -1510,17 +880,8 @@ typedef union _TX_AGG_CNT7_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} TX_AGG_CNT7_STRUC, *PTX_AGG_CNT7_STRUC; } TX_AGG_CNT7_STRUC, *PTX_AGG_CNT7_STRUC;
#endif
#define MPDU_DENSITY_CNT 0x1740 #define MPDU_DENSITY_CNT 0x1740
#ifdef RT_BIG_ENDIAN
typedef union _MPDU_DEN_CNT_STRUC {
struct {
USHORT RXZeroDelCount; //RX zero length delimiter count
USHORT TXZeroDelCount; //TX zero length delimiter count
} field;
UINT32 word;
} MPDU_DEN_CNT_STRUC, *PMPDU_DEN_CNT_STRUC;
#else
typedef union _MPDU_DEN_CNT_STRUC { typedef union _MPDU_DEN_CNT_STRUC {
struct { struct {
USHORT TXZeroDelCount; //TX zero length delimiter count USHORT TXZeroDelCount; //TX zero length delimiter count
...@@ -1528,7 +889,7 @@ typedef union _MPDU_DEN_CNT_STRUC { ...@@ -1528,7 +889,7 @@ typedef union _MPDU_DEN_CNT_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} MPDU_DEN_CNT_STRUC, *PMPDU_DEN_CNT_STRUC; } MPDU_DEN_CNT_STRUC, *PMPDU_DEN_CNT_STRUC;
#endif
// //
// TXRX control registers - base address 0x3000 // TXRX control registers - base address 0x3000
// //
...@@ -1554,30 +915,6 @@ typedef union _MPDU_DEN_CNT_STRUC { ...@@ -1554,30 +915,6 @@ typedef union _MPDU_DEN_CNT_STRUC {
#define SHAREDKEYTABLE 0 #define SHAREDKEYTABLE 0
#define PAIRWISEKEYTABLE 1 #define PAIRWISEKEYTABLE 1
#ifdef RT_BIG_ENDIAN
typedef union _SHAREDKEY_MODE_STRUC {
struct {
UINT32 :1;
UINT32 Bss1Key3CipherAlg:3;
UINT32 :1;
UINT32 Bss1Key2CipherAlg:3;
UINT32 :1;
UINT32 Bss1Key1CipherAlg:3;
UINT32 :1;
UINT32 Bss1Key0CipherAlg:3;
UINT32 :1;
UINT32 Bss0Key3CipherAlg:3;
UINT32 :1;
UINT32 Bss0Key2CipherAlg:3;
UINT32 :1;
UINT32 Bss0Key1CipherAlg:3;
UINT32 :1;
UINT32 Bss0Key0CipherAlg:3;
} field;
UINT32 word;
} SHAREDKEY_MODE_STRUC, *PSHAREDKEY_MODE_STRUC;
#else
typedef union _SHAREDKEY_MODE_STRUC { typedef union _SHAREDKEY_MODE_STRUC {
struct { struct {
UINT32 Bss0Key0CipherAlg:3; UINT32 Bss0Key0CipherAlg:3;
...@@ -1599,7 +936,7 @@ typedef union _SHAREDKEY_MODE_STRUC { ...@@ -1599,7 +936,7 @@ typedef union _SHAREDKEY_MODE_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} SHAREDKEY_MODE_STRUC, *PSHAREDKEY_MODE_STRUC; } SHAREDKEY_MODE_STRUC, *PSHAREDKEY_MODE_STRUC;
#endif
// 64-entry for pairwise key table // 64-entry for pairwise key table
typedef struct _HW_WCID_ENTRY { // 8-byte per entry typedef struct _HW_WCID_ENTRY { // 8-byte per entry
UCHAR Address[6]; UCHAR Address[6];
...@@ -1872,15 +1209,6 @@ typedef struct _HW_KEY_ENTRY { // 32-byte per entry ...@@ -1872,15 +1209,6 @@ typedef struct _HW_KEY_ENTRY { // 32-byte per entry
//8.1.2 IV/EIV format : 2DW //8.1.2 IV/EIV format : 2DW
//8.1.3 RX attribute entry format : 1DW //8.1.3 RX attribute entry format : 1DW
#ifdef RT_BIG_ENDIAN
typedef struct _MAC_ATTRIBUTE_STRUC {
UINT32 rsv:22;
UINT32 RXWIUDF:3;
UINT32 BSSIDIdx:3; //multipleBSS index for the WCID
UINT32 PairKeyMode:3;
UINT32 KeyTab:1; // 0 for shared key table. 1 for pairwise key table
} MAC_ATTRIBUTE_STRUC, *PMAC_ATTRIBUTE_STRUC;
#else
typedef struct _MAC_ATTRIBUTE_STRUC { typedef struct _MAC_ATTRIBUTE_STRUC {
UINT32 KeyTab:1; // 0 for shared key table. 1 for pairwise key table UINT32 KeyTab:1; // 0 for shared key table. 1 for pairwise key table
UINT32 PairKeyMode:3; UINT32 PairKeyMode:3;
...@@ -1888,8 +1216,6 @@ typedef struct _MAC_ATTRIBUTE_STRUC { ...@@ -1888,8 +1216,6 @@ typedef struct _MAC_ATTRIBUTE_STRUC {
UINT32 RXWIUDF:3; UINT32 RXWIUDF:3;
UINT32 rsv:22; UINT32 rsv:22;
} MAC_ATTRIBUTE_STRUC, *PMAC_ATTRIBUTE_STRUC; } MAC_ATTRIBUTE_STRUC, *PMAC_ATTRIBUTE_STRUC;
#endif
// ================================================================================= // =================================================================================
// TX / RX ring descriptor format // TX / RX ring descriptor format
...@@ -1904,29 +1230,6 @@ typedef struct _MAC_ATTRIBUTE_STRUC { ...@@ -1904,29 +1230,6 @@ typedef struct _MAC_ATTRIBUTE_STRUC {
// //
// TX descriptor format, Tx ring, Mgmt Ring // TX descriptor format, Tx ring, Mgmt Ring
// //
#ifdef RT_BIG_ENDIAN
typedef struct PACKED _TXD_STRUC {
// Word 0
UINT32 SDPtr0;
// Word 1
UINT32 DMADONE:1;
UINT32 LastSec0:1;
UINT32 SDLen0:14;
UINT32 Burst:1;
UINT32 LastSec1:1;
UINT32 SDLen1:14;
// Word 2
UINT32 SDPtr1;
// Word 3
UINT32 ICO:1;
UINT32 UCO:1;
UINT32 TCO:1;
UINT32 rsv:2;
UINT32 QSEL:2; // select on-chip FIFO ID for 2nd-stage output scheduler.0:MGMT, 1:HCCA 2:EDCA
UINT32 WIV:1; // Wireless Info Valid. 1 if Driver already fill WI, o if DMA needs to copy WI to correctposition
UINT32 rsv2:24;
} TXD_STRUC, *PTXD_STRUC;
#else
typedef struct PACKED _TXD_STRUC { typedef struct PACKED _TXD_STRUC {
// Word 0 // Word 0
UINT32 SDPtr0; UINT32 SDPtr0;
...@@ -1948,8 +1251,6 @@ typedef struct PACKED _TXD_STRUC { ...@@ -1948,8 +1251,6 @@ typedef struct PACKED _TXD_STRUC {
UINT32 UCO:1; // UINT32 UCO:1; //
UINT32 ICO:1; // UINT32 ICO:1; //
} TXD_STRUC, *PTXD_STRUC; } TXD_STRUC, *PTXD_STRUC;
#endif
// //
// TXD Wireless Information format for Tx ring and Mgmt Ring // TXD Wireless Information format for Tx ring and Mgmt Ring
...@@ -1957,40 +1258,6 @@ typedef struct PACKED _TXD_STRUC { ...@@ -1957,40 +1258,6 @@ typedef struct PACKED _TXD_STRUC {
//txop : for txop mode //txop : for txop mode
// 0:txop for the MPDU frame will be handles by ASIC by register // 0:txop for the MPDU frame will be handles by ASIC by register
// 1/2/3:the MPDU frame is send after PIFS/backoff/SIFS // 1/2/3:the MPDU frame is send after PIFS/backoff/SIFS
#ifdef RT_BIG_ENDIAN
typedef struct PACKED _TXWI_STRUC {
// Word 0
UINT32 PHYMODE:2;
UINT32 TxBF:1; // 3*3
UINT32 rsv2:1;
UINT32 Ifs:1; //
UINT32 STBC:2; //channel bandwidth 20MHz or 40 MHz
UINT32 ShortGI:1;
UINT32 BW:1; //channel bandwidth 20MHz or 40 MHz
UINT32 MCS:7;
UINT32 rsv:6;
UINT32 txop:2; //tx back off mode 0:HT TXOP rule , 1:PIFS TX ,2:Backoff, 3:sifs only when previous frame exchange is successful.
UINT32 MpduDensity:3;
UINT32 AMPDU:1;
UINT32 TS:1;
UINT32 CFACK:1;
UINT32 MIMOps:1; // the remote peer is in dynamic MIMO-PS mode
UINT32 FRAG:1; // 1 to inform TKIP engine this is a fragment.
// Word 1
UINT32 PacketId:4;
UINT32 MPDUtotalByteCount:12;
UINT32 WirelessCliID:8;
UINT32 BAWinSize:6;
UINT32 NSEQ:1;
UINT32 ACK:1;
// Word 2
UINT32 IV;
// Word 3
UINT32 EIV;
} TXWI_STRUC, *PTXWI_STRUC;
#else
typedef struct PACKED _TXWI_STRUC { typedef struct PACKED _TXWI_STRUC {
// Word 0 // Word 0
UINT32 FRAG:1; // 1 to inform TKIP engine this is a fragment. UINT32 FRAG:1; // 1 to inform TKIP engine this is a fragment.
...@@ -2023,45 +1290,10 @@ typedef struct PACKED _TXWI_STRUC { ...@@ -2023,45 +1290,10 @@ typedef struct PACKED _TXWI_STRUC {
//Word3 //Word3
UINT32 EIV; UINT32 EIV;
} TXWI_STRUC, *PTXWI_STRUC; } TXWI_STRUC, *PTXWI_STRUC;
#endif
// //
// Rx descriptor format, Rx Ring // Rx descriptor format, Rx Ring
// //
#ifdef RT_BIG_ENDIAN
typedef struct PACKED _RXD_STRUC {
// Word 0
UINT32 SDP0;
// Word 1
UINT32 DDONE:1;
UINT32 LS0:1;
UINT32 SDL0:14;
UINT32 Rsv:2;
UINT32 SDL1:14;
// Word 2
UINT32 SDP1;
// Word 3
UINT32 Rsv1:13;
UINT32 PlcpRssil:1;// To be moved
UINT32 PlcpSignal:1; // To be moved
UINT32 Decrypted:1; // this frame is being decrypted.
UINT32 AMPDU:1;
UINT32 L2PAD:1;
UINT32 RSSI:1;
UINT32 HTC:1;
UINT32 AMSDU:1; // rx with 802.3 header, not 802.11 header. obsolete.
UINT32 CipherErr:2; // 0: decryption okay, 1:ICV error, 2:MIC error, 3:KEY not valid
UINT32 Crc:1; // 1: CRC error
UINT32 MyBss:1; // 1: this frame belongs to the same BSSID
UINT32 Bcast:1; // 1: this is a broadcast frame
UINT32 Mcast:1; // 1: this is a multicast frame
UINT32 U2M:1; // 1: this RX frame is unicast to me
UINT32 FRAG:1;
UINT32 NULLDATA:1;
UINT32 DATA:1;
UINT32 BA:1;
} RXD_STRUC, *PRXD_STRUC, RT28XX_RXD_STRUC, *PRT28XX_RXD_STRUC;
#else
typedef struct PACKED _RXD_STRUC { typedef struct PACKED _RXD_STRUC {
// Word 0 // Word 0
UINT32 SDP0; UINT32 SDP0;
...@@ -2094,39 +1326,10 @@ typedef struct PACKED _RXD_STRUC { ...@@ -2094,39 +1326,10 @@ typedef struct PACKED _RXD_STRUC {
UINT32 PlcpRssil:1;// To be moved UINT32 PlcpRssil:1;// To be moved
UINT32 Rsv1:13; UINT32 Rsv1:13;
} RXD_STRUC, *PRXD_STRUC, RT28XX_RXD_STRUC, *PRT28XX_RXD_STRUC; } RXD_STRUC, *PRXD_STRUC, RT28XX_RXD_STRUC, *PRT28XX_RXD_STRUC;
#endif
// //
// RXWI wireless information format, in PBF. invisible in driver. // RXWI wireless information format, in PBF. invisible in driver.
// //
#ifdef RT_BIG_ENDIAN
typedef struct PACKED _RXWI_STRUC {
// Word 0
UINT32 TID:4;
UINT32 MPDUtotalByteCount:12;
UINT32 UDF:3;
UINT32 BSSID:3;
UINT32 KeyIndex:2;
UINT32 WirelessCliID:8;
// Word 1
UINT32 PHYMODE:2; // 1: this RX frame is unicast to me
UINT32 rsv:3;
UINT32 STBC:2;
UINT32 ShortGI:1;
UINT32 BW:1;
UINT32 MCS:7;
UINT32 SEQUENCE:12;
UINT32 FRAG:4;
// Word 2
UINT32 rsv1:8;
UINT32 RSSI2:8;
UINT32 RSSI1:8;
UINT32 RSSI0:8;
// Word 3
UINT32 rsv2:16;
UINT32 SNR1:8;
UINT32 SNR0:8;
} RXWI_STRUC, *PRXWI_STRUC;
#else
typedef struct PACKED _RXWI_STRUC { typedef struct PACKED _RXWI_STRUC {
// Word 0 // Word 0
UINT32 WirelessCliID:8; UINT32 WirelessCliID:8;
...@@ -2154,8 +1357,6 @@ typedef struct PACKED _RXWI_STRUC { ...@@ -2154,8 +1357,6 @@ typedef struct PACKED _RXWI_STRUC {
UINT32 SNR1:8; UINT32 SNR1:8;
UINT32 rsv2:16; UINT32 rsv2:16;
} RXWI_STRUC, *PRXWI_STRUC; } RXWI_STRUC, *PRXWI_STRUC;
#endif
// ================================================================================= // =================================================================================
// HOST-MCU communication data structure // HOST-MCU communication data structure
...@@ -2164,17 +1365,6 @@ typedef struct PACKED _RXWI_STRUC { ...@@ -2164,17 +1365,6 @@ typedef struct PACKED _RXWI_STRUC {
// //
// H2M_MAILBOX_CSR: Host-to-MCU Mailbox // H2M_MAILBOX_CSR: Host-to-MCU Mailbox
// //
#ifdef RT_BIG_ENDIAN
typedef union _H2M_MAILBOX_STRUC {
struct {
UINT32 Owner:8;
UINT32 CmdToken:8; // 0xff tells MCU not to report CmdDoneInt after excuting the command
UINT32 HighByte:8;
UINT32 LowByte:8;
} field;
UINT32 word;
} H2M_MAILBOX_STRUC, *PH2M_MAILBOX_STRUC;
#else
typedef union _H2M_MAILBOX_STRUC { typedef union _H2M_MAILBOX_STRUC {
struct { struct {
UINT32 LowByte:8; UINT32 LowByte:8;
...@@ -2184,22 +1374,10 @@ typedef union _H2M_MAILBOX_STRUC { ...@@ -2184,22 +1374,10 @@ typedef union _H2M_MAILBOX_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} H2M_MAILBOX_STRUC, *PH2M_MAILBOX_STRUC; } H2M_MAILBOX_STRUC, *PH2M_MAILBOX_STRUC;
#endif
// //
// M2H_CMD_DONE_CSR: MCU-to-Host command complete indication // M2H_CMD_DONE_CSR: MCU-to-Host command complete indication
// //
#ifdef RT_BIG_ENDIAN
typedef union _M2H_CMD_DONE_STRUC {
struct {
UINT32 CmdToken3;
UINT32 CmdToken2;
UINT32 CmdToken1;
UINT32 CmdToken0;
} field;
UINT32 word;
} M2H_CMD_DONE_STRUC, *PM2H_CMD_DONE_STRUC;
#else
typedef union _M2H_CMD_DONE_STRUC { typedef union _M2H_CMD_DONE_STRUC {
struct { struct {
UINT32 CmdToken0; UINT32 CmdToken0;
...@@ -2209,22 +1387,10 @@ typedef union _M2H_CMD_DONE_STRUC { ...@@ -2209,22 +1387,10 @@ typedef union _M2H_CMD_DONE_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} M2H_CMD_DONE_STRUC, *PM2H_CMD_DONE_STRUC; } M2H_CMD_DONE_STRUC, *PM2H_CMD_DONE_STRUC;
#endif
// //
// MCU_LEDCS: MCU LED Control Setting. // MCU_LEDCS: MCU LED Control Setting.
// //
#ifdef RT_BIG_ENDIAN
typedef union _MCU_LEDCS_STRUC {
struct {
UCHAR Polarity:1;
UCHAR LedMode:7;
} field;
UCHAR word;
} MCU_LEDCS_STRUC, *PMCU_LEDCS_STRUC;
#else
typedef union _MCU_LEDCS_STRUC { typedef union _MCU_LEDCS_STRUC {
struct { struct {
UCHAR LedMode:7; UCHAR LedMode:7;
...@@ -2232,7 +1398,7 @@ typedef union _MCU_LEDCS_STRUC { ...@@ -2232,7 +1398,7 @@ typedef union _MCU_LEDCS_STRUC {
} field; } field;
UCHAR word; UCHAR word;
} MCU_LEDCS_STRUC, *PMCU_LEDCS_STRUC; } MCU_LEDCS_STRUC, *PMCU_LEDCS_STRUC;
#endif
// ================================================================================= // =================================================================================
// Register format // Register format
// ================================================================================= // =================================================================================
...@@ -2240,18 +1406,6 @@ typedef union _MCU_LEDCS_STRUC { ...@@ -2240,18 +1406,6 @@ typedef union _MCU_LEDCS_STRUC {
//NAV_TIME_CFG :NAV //NAV_TIME_CFG :NAV
#ifdef RT_BIG_ENDIAN
typedef union _NAV_TIME_CFG_STRUC {
struct {
USHORT rsv:6;
USHORT ZeroSifs:1; // Applied zero SIFS timer after OFDM RX 0: disable
USHORT Eifs:9; // in unit of 1-us
UCHAR SlotTime; // in unit of 1-us
UCHAR Sifs; // in unit of 1-us
} field;
UINT32 word;
} NAV_TIME_CFG_STRUC, *PNAV_TIME_CFG_STRUC;
#else
typedef union _NAV_TIME_CFG_STRUC { typedef union _NAV_TIME_CFG_STRUC {
struct { struct {
UCHAR Sifs; // in unit of 1-us UCHAR Sifs; // in unit of 1-us
...@@ -2262,44 +1416,10 @@ typedef union _NAV_TIME_CFG_STRUC { ...@@ -2262,44 +1416,10 @@ typedef union _NAV_TIME_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} NAV_TIME_CFG_STRUC, *PNAV_TIME_CFG_STRUC; } NAV_TIME_CFG_STRUC, *PNAV_TIME_CFG_STRUC;
#endif
// //
// RX_FILTR_CFG: /RX configuration register // RX_FILTR_CFG: /RX configuration register
// //
#ifdef RT_BIG_ENDIAN
typedef union RX_FILTR_CFG_STRUC {
struct {
UINT32 :15;
UINT32 DropRsvCntlType:1;
UINT32 DropBAR:1; //
UINT32 DropBA:1; //
UINT32 DropPsPoll:1; // Drop Ps-Poll
UINT32 DropRts:1; // Drop Ps-Poll
UINT32 DropCts:1; // Drop Ps-Poll
UINT32 DropAck:1; // Drop Ps-Poll
UINT32 DropCFEnd:1; // Drop Ps-Poll
UINT32 DropCFEndAck:1; // Drop Ps-Poll
UINT32 DropDuplicate:1; // Drop duplicate frame
UINT32 DropBcast:1; // Drop broadcast frames
UINT32 DropMcast:1; // Drop multicast frames
UINT32 DropVerErr:1; // Drop version error frame
UINT32 DropNotMyBSSID:1; // Drop fram ToDs bit is true
UINT32 DropNotToMe:1; // Drop not to me unicast frame
UINT32 DropPhyErr:1; // Drop physical error
UINT32 DropCRCErr:1; // Drop CRC error
} field;
UINT32 word;
} RX_FILTR_CFG_STRUC, *PRX_FILTR_CFG_STRUC;
#else
typedef union _RX_FILTR_CFG_STRUC { typedef union _RX_FILTR_CFG_STRUC {
struct { struct {
UINT32 DropCRCErr:1; // Drop CRC error UINT32 DropCRCErr:1; // Drop CRC error
...@@ -2327,26 +1447,10 @@ typedef union _RX_FILTR_CFG_STRUC { ...@@ -2327,26 +1447,10 @@ typedef union _RX_FILTR_CFG_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} RX_FILTR_CFG_STRUC, *PRX_FILTR_CFG_STRUC; } RX_FILTR_CFG_STRUC, *PRX_FILTR_CFG_STRUC;
#endif
// //
// PHY_CSR4: RF serial control register // PHY_CSR4: RF serial control register
// //
#ifdef RT_BIG_ENDIAN
typedef union _PHY_CSR4_STRUC {
struct {
UINT32 Busy:1; // 1: ASIC is busy execute RF programming.
UINT32 PLL_LD:1; // RF PLL_LD status
UINT32 IFSelect:1; // 1: select IF to program, 0: select RF to program
UINT32 NumberOfBits:5; // Number of bits used in RFRegValue (I:20, RFMD:22)
UINT32 RFRegValue:24; // Register value (include register id) serial out to RF/IF chip.
} field;
UINT32 word;
} PHY_CSR4_STRUC, *PPHY_CSR4_STRUC;
#else
typedef union _PHY_CSR4_STRUC { typedef union _PHY_CSR4_STRUC {
struct { struct {
UINT32 RFRegValue:24; // Register value (include register id) serial out to RF/IF chip. UINT32 RFRegValue:24; // Register value (include register id) serial out to RF/IF chip.
...@@ -2357,35 +1461,10 @@ typedef union _PHY_CSR4_STRUC { ...@@ -2357,35 +1461,10 @@ typedef union _PHY_CSR4_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} PHY_CSR4_STRUC, *PPHY_CSR4_STRUC; } PHY_CSR4_STRUC, *PPHY_CSR4_STRUC;
#endif
// //
// SEC_CSR5: shared key table security mode register // SEC_CSR5: shared key table security mode register
// //
#ifdef RT_BIG_ENDIAN
typedef union _SEC_CSR5_STRUC {
struct {
UINT32 :1;
UINT32 Bss3Key3CipherAlg:3;
UINT32 :1;
UINT32 Bss3Key2CipherAlg:3;
UINT32 :1;
UINT32 Bss3Key1CipherAlg:3;
UINT32 :1;
UINT32 Bss3Key0CipherAlg:3;
UINT32 :1;
UINT32 Bss2Key3CipherAlg:3;
UINT32 :1;
UINT32 Bss2Key2CipherAlg:3;
UINT32 :1;
UINT32 Bss2Key1CipherAlg:3;
UINT32 :1;
UINT32 Bss2Key0CipherAlg:3;
} field;
UINT32 word;
} SEC_CSR5_STRUC, *PSEC_CSR5_STRUC;
#else
typedef union _SEC_CSR5_STRUC { typedef union _SEC_CSR5_STRUC {
struct { struct {
UINT32 Bss2Key0CipherAlg:3; UINT32 Bss2Key0CipherAlg:3;
...@@ -2407,21 +1486,10 @@ typedef union _SEC_CSR5_STRUC { ...@@ -2407,21 +1486,10 @@ typedef union _SEC_CSR5_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} SEC_CSR5_STRUC, *PSEC_CSR5_STRUC; } SEC_CSR5_STRUC, *PSEC_CSR5_STRUC;
#endif
// //
// HOST_CMD_CSR: For HOST to interrupt embedded processor // HOST_CMD_CSR: For HOST to interrupt embedded processor
// //
#ifdef RT_BIG_ENDIAN
typedef union _HOST_CMD_CSR_STRUC {
struct {
UINT32 Rsv:24;
UINT32 HostCommand:8;
} field;
UINT32 word;
} HOST_CMD_CSR_STRUC, *PHOST_CMD_CSR_STRUC;
#else
typedef union _HOST_CMD_CSR_STRUC { typedef union _HOST_CMD_CSR_STRUC {
struct { struct {
UINT32 HostCommand:8; UINT32 HostCommand:8;
...@@ -2429,8 +1497,6 @@ typedef union _HOST_CMD_CSR_STRUC { ...@@ -2429,8 +1497,6 @@ typedef union _HOST_CMD_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} HOST_CMD_CSR_STRUC, *PHOST_CMD_CSR_STRUC; } HOST_CMD_CSR_STRUC, *PHOST_CMD_CSR_STRUC;
#endif
// //
// AIFSN_CSR: AIFSN for each EDCA AC // AIFSN_CSR: AIFSN for each EDCA AC
...@@ -2441,21 +1507,6 @@ typedef union _HOST_CMD_CSR_STRUC { ...@@ -2441,21 +1507,6 @@ typedef union _HOST_CMD_CSR_STRUC {
// //
// E2PROM_CSR: EEPROM control register // E2PROM_CSR: EEPROM control register
// //
#ifdef RT_BIG_ENDIAN
typedef union _E2PROM_CSR_STRUC {
struct {
UINT32 Rsvd:25;
UINT32 LoadStatus:1; // 1:loading, 0:done
UINT32 Type:1; // 1: 93C46, 0:93C66
UINT32 EepromDO:1;
UINT32 EepromDI:1;
UINT32 EepromCS:1;
UINT32 EepromSK:1;
UINT32 Reload:1; // Reload EEPROM content, write one to reload, self-cleared.
} field;
UINT32 word;
} E2PROM_CSR_STRUC, *PE2PROM_CSR_STRUC;
#else
typedef union _E2PROM_CSR_STRUC { typedef union _E2PROM_CSR_STRUC {
struct { struct {
UINT32 Reload:1; // Reload EEPROM content, write one to reload, self-cleared. UINT32 Reload:1; // Reload EEPROM content, write one to reload, self-cleared.
...@@ -2469,8 +1520,6 @@ typedef union _E2PROM_CSR_STRUC { ...@@ -2469,8 +1520,6 @@ typedef union _E2PROM_CSR_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} E2PROM_CSR_STRUC, *PE2PROM_CSR_STRUC; } E2PROM_CSR_STRUC, *PE2PROM_CSR_STRUC;
#endif
// ------------------------------------------------------------------- // -------------------------------------------------------------------
// E2PROM data layout // E2PROM data layout
...@@ -2479,17 +1528,6 @@ typedef union _E2PROM_CSR_STRUC { ...@@ -2479,17 +1528,6 @@ typedef union _E2PROM_CSR_STRUC {
// //
// EEPROM antenna select format // EEPROM antenna select format
// //
#ifdef RT_BIG_ENDIAN
typedef union _EEPROM_ANTENNA_STRUC {
struct {
USHORT Rsv:4;
USHORT RfIcType:4; // see E2PROM document
USHORT TxPath:4; // 1: 1T, 2: 2T
USHORT RxPath:4; // 1: 1R, 2: 2R, 3: 3R
} field;
USHORT word;
} EEPROM_ANTENNA_STRUC, *PEEPROM_ANTENNA_STRUC;
#else
typedef union _EEPROM_ANTENNA_STRUC { typedef union _EEPROM_ANTENNA_STRUC {
struct { struct {
USHORT RxPath:4; // 1: 1R, 2: 2R, 3: 3R USHORT RxPath:4; // 1: 1R, 2: 2R, 3: 3R
...@@ -2499,26 +1537,7 @@ typedef union _EEPROM_ANTENNA_STRUC { ...@@ -2499,26 +1537,7 @@ typedef union _EEPROM_ANTENNA_STRUC {
} field; } field;
USHORT word; USHORT word;
} EEPROM_ANTENNA_STRUC, *PEEPROM_ANTENNA_STRUC; } EEPROM_ANTENNA_STRUC, *PEEPROM_ANTENNA_STRUC;
#endif
#ifdef RT_BIG_ENDIAN
typedef union _EEPROM_NIC_CINFIG2_STRUC {
struct {
USHORT Rsv2:6; // must be 0
USHORT BW40MAvailForA:1; // 0:enable, 1:disable
USHORT BW40MAvailForG:1; // 0:enable, 1:disable
USHORT EnableWPSPBC:1; // WPS PBC Control bit
USHORT BW40MSidebandForA:1;
USHORT BW40MSidebandForG:1;
USHORT CardbusAcceleration:1; // !!! NOTE: 0 - enable, 1 - disable
USHORT ExternalLNAForA:1; // external LNA enable for 5G
USHORT ExternalLNAForG:1; // external LNA enable for 2.4G
USHORT DynamicTxAgcControl:1; //
USHORT HardwareRadioControl:1; // Whether RF is controlled by driver or HW. 1:enable hw control, 0:disable
} field;
USHORT word;
} EEPROM_NIC_CONFIG2_STRUC, *PEEPROM_NIC_CONFIG2_STRUC;
#else
typedef union _EEPROM_NIC_CINFIG2_STRUC { typedef union _EEPROM_NIC_CINFIG2_STRUC {
struct { struct {
USHORT HardwareRadioControl:1; // 1:enable, 0:disable USHORT HardwareRadioControl:1; // 1:enable, 0:disable
...@@ -2535,20 +1554,10 @@ typedef union _EEPROM_NIC_CINFIG2_STRUC { ...@@ -2535,20 +1554,10 @@ typedef union _EEPROM_NIC_CINFIG2_STRUC {
} field; } field;
USHORT word; USHORT word;
} EEPROM_NIC_CONFIG2_STRUC, *PEEPROM_NIC_CONFIG2_STRUC; } EEPROM_NIC_CONFIG2_STRUC, *PEEPROM_NIC_CONFIG2_STRUC;
#endif
// //
// TX_PWR Value valid range 0xFA(-6) ~ 0x24(36) // TX_PWR Value valid range 0xFA(-6) ~ 0x24(36)
// //
#ifdef RT_BIG_ENDIAN
typedef union _EEPROM_TX_PWR_STRUC {
struct {
CHAR Byte1; // High Byte
CHAR Byte0; // Low Byte
} field;
USHORT word;
} EEPROM_TX_PWR_STRUC, *PEEPROM_TX_PWR_STRUC;
#else
typedef union _EEPROM_TX_PWR_STRUC { typedef union _EEPROM_TX_PWR_STRUC {
struct { struct {
CHAR Byte0; // Low Byte CHAR Byte0; // Low Byte
...@@ -2556,17 +1565,7 @@ typedef union _EEPROM_TX_PWR_STRUC { ...@@ -2556,17 +1565,7 @@ typedef union _EEPROM_TX_PWR_STRUC {
} field; } field;
USHORT word; USHORT word;
} EEPROM_TX_PWR_STRUC, *PEEPROM_TX_PWR_STRUC; } EEPROM_TX_PWR_STRUC, *PEEPROM_TX_PWR_STRUC;
#endif
#ifdef RT_BIG_ENDIAN
typedef union _EEPROM_VERSION_STRUC {
struct {
UCHAR Version; // High Byte
UCHAR FaeReleaseNumber; // Low Byte
} field;
USHORT word;
} EEPROM_VERSION_STRUC, *PEEPROM_VERSION_STRUC;
#else
typedef union _EEPROM_VERSION_STRUC { typedef union _EEPROM_VERSION_STRUC {
struct { struct {
UCHAR FaeReleaseNumber; // Low Byte UCHAR FaeReleaseNumber; // Low Byte
...@@ -2574,25 +1573,7 @@ typedef union _EEPROM_VERSION_STRUC { ...@@ -2574,25 +1573,7 @@ typedef union _EEPROM_VERSION_STRUC {
} field; } field;
USHORT word; USHORT word;
} EEPROM_VERSION_STRUC, *PEEPROM_VERSION_STRUC; } EEPROM_VERSION_STRUC, *PEEPROM_VERSION_STRUC;
#endif
#ifdef RT_BIG_ENDIAN
typedef union _EEPROM_LED_STRUC {
struct {
USHORT Rsvd:3; // Reserved
USHORT LedMode:5; // Led mode.
USHORT PolarityGPIO_4:1; // Polarity GPIO#4 setting.
USHORT PolarityGPIO_3:1; // Polarity GPIO#3 setting.
USHORT PolarityGPIO_2:1; // Polarity GPIO#2 setting.
USHORT PolarityGPIO_1:1; // Polarity GPIO#1 setting.
USHORT PolarityGPIO_0:1; // Polarity GPIO#0 setting.
USHORT PolarityACT:1; // Polarity ACT setting.
USHORT PolarityRDY_A:1; // Polarity RDY_A setting.
USHORT PolarityRDY_G:1; // Polarity RDY_G setting.
} field;
USHORT word;
} EEPROM_LED_STRUC, *PEEPROM_LED_STRUC;
#else
typedef union _EEPROM_LED_STRUC { typedef union _EEPROM_LED_STRUC {
struct { struct {
USHORT PolarityRDY_G:1; // Polarity RDY_G setting. USHORT PolarityRDY_G:1; // Polarity RDY_G setting.
...@@ -2608,18 +1589,7 @@ typedef union _EEPROM_LED_STRUC { ...@@ -2608,18 +1589,7 @@ typedef union _EEPROM_LED_STRUC {
} field; } field;
USHORT word; USHORT word;
} EEPROM_LED_STRUC, *PEEPROM_LED_STRUC; } EEPROM_LED_STRUC, *PEEPROM_LED_STRUC;
#endif
#ifdef RT_BIG_ENDIAN
typedef union _EEPROM_TXPOWER_DELTA_STRUC {
struct {
UCHAR TxPowerEnable:1;// Enable
UCHAR Type:1; // 1: plus the delta value, 0: minus the delta value
UCHAR DeltaValue:6; // Tx Power dalta value (MAX=4)
} field;
UCHAR value;
} EEPROM_TXPOWER_DELTA_STRUC, *PEEPROM_TXPOWER_DELTA_STRUC;
#else
typedef union _EEPROM_TXPOWER_DELTA_STRUC { typedef union _EEPROM_TXPOWER_DELTA_STRUC {
struct { struct {
UCHAR DeltaValue:6; // Tx Power dalta value (MAX=4) UCHAR DeltaValue:6; // Tx Power dalta value (MAX=4)
...@@ -2628,22 +1598,10 @@ typedef union _EEPROM_TXPOWER_DELTA_STRUC { ...@@ -2628,22 +1598,10 @@ typedef union _EEPROM_TXPOWER_DELTA_STRUC {
} field; } field;
UCHAR value; UCHAR value;
} EEPROM_TXPOWER_DELTA_STRUC, *PEEPROM_TXPOWER_DELTA_STRUC; } EEPROM_TXPOWER_DELTA_STRUC, *PEEPROM_TXPOWER_DELTA_STRUC;
#endif
// //
// QOS_CSR0: TXOP holder address0 register // QOS_CSR0: TXOP holder address0 register
// //
#ifdef RT_BIG_ENDIAN
typedef union _QOS_CSR0_STRUC {
struct {
UCHAR Byte3; // MAC address byte 3
UCHAR Byte2; // MAC address byte 2
UCHAR Byte1; // MAC address byte 1
UCHAR Byte0; // MAC address byte 0
} field;
UINT32 word;
} QOS_CSR0_STRUC, *PQOS_CSR0_STRUC;
#else
typedef union _QOS_CSR0_STRUC { typedef union _QOS_CSR0_STRUC {
struct { struct {
UCHAR Byte0; // MAC address byte 0 UCHAR Byte0; // MAC address byte 0
...@@ -2653,22 +1611,10 @@ typedef union _QOS_CSR0_STRUC { ...@@ -2653,22 +1611,10 @@ typedef union _QOS_CSR0_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} QOS_CSR0_STRUC, *PQOS_CSR0_STRUC; } QOS_CSR0_STRUC, *PQOS_CSR0_STRUC;
#endif
// //
// QOS_CSR1: TXOP holder address1 register // QOS_CSR1: TXOP holder address1 register
// //
#ifdef RT_BIG_ENDIAN
typedef union _QOS_CSR1_STRUC {
struct {
UCHAR Rsvd1;
UCHAR Rsvd0;
UCHAR Byte5; // MAC address byte 5
UCHAR Byte4; // MAC address byte 4
} field;
UINT32 word;
} QOS_CSR1_STRUC, *PQOS_CSR1_STRUC;
#else
typedef union _QOS_CSR1_STRUC { typedef union _QOS_CSR1_STRUC {
struct { struct {
UCHAR Byte4; // MAC address byte 4 UCHAR Byte4; // MAC address byte 4
...@@ -2678,22 +1624,8 @@ typedef union _QOS_CSR1_STRUC { ...@@ -2678,22 +1624,8 @@ typedef union _QOS_CSR1_STRUC {
} field; } field;
UINT32 word; UINT32 word;
} QOS_CSR1_STRUC, *PQOS_CSR1_STRUC; } QOS_CSR1_STRUC, *PQOS_CSR1_STRUC;
#endif
#define RF_CSR_CFG 0x500 #define RF_CSR_CFG 0x500
#ifdef RT_BIG_ENDIAN
typedef union _RF_CSR_CFG_STRUC {
struct {
UINT Rsvd1:14; // Reserved
UINT RF_CSR_KICK:1; // kick RF register read/write
UINT RF_CSR_WR:1; // 0: read 1: write
UINT Rsvd2:3; // Reserved
UINT TESTCSR_RFACC_REGNUM:5; // RF register ID
UINT RF_CSR_DATA:8; // DATA
} field;
UINT word;
} RF_CSR_CFG_STRUC, *PRF_CSR_CFG_STRUC;
#else
typedef union _RF_CSR_CFG_STRUC { typedef union _RF_CSR_CFG_STRUC {
struct { struct {
UINT RF_CSR_DATA:8; // DATA UINT RF_CSR_DATA:8; // DATA
...@@ -2705,6 +1637,5 @@ typedef union _RF_CSR_CFG_STRUC { ...@@ -2705,6 +1637,5 @@ typedef union _RF_CSR_CFG_STRUC {
} field; } field;
UINT word; UINT word;
} RF_CSR_CFG_STRUC, *PRF_CSR_CFG_STRUC; } RF_CSR_CFG_STRUC, *PRF_CSR_CFG_STRUC;
#endif
#endif // __RT28XX_H__ #endif // __RT28XX_H__
drivers/staging/rt2860/rtmp.h
View file @ 51f94a7b
...@@ -889,17 +889,10 @@ typedef struct _RTMP_DMABUF ...@@ -889,17 +889,10 @@ typedef struct _RTMP_DMABUF
typedef union _HEADER_802_11_SEQ{ typedef union _HEADER_802_11_SEQ{
#ifdef RT_BIG_ENDIAN
struct {
USHORT Sequence:12;
USHORT Frag:4;
} field;
#else
struct { struct {
USHORT Frag:4; USHORT Frag:4;
USHORT Sequence:12; USHORT Sequence:12;
} field; } field;
#endif
USHORT value; USHORT value;
} HEADER_802_11_SEQ, *PHEADER_802_11_SEQ; } HEADER_802_11_SEQ, *PHEADER_802_11_SEQ;
...@@ -1111,15 +1104,6 @@ typedef struct _ARCFOUR ...@@ -1111,15 +1104,6 @@ typedef struct _ARCFOUR
// MIMO Tx parameter, ShortGI, MCS, STBC, etc. these are fields in TXWI too. just copy to TXWI. // MIMO Tx parameter, ShortGI, MCS, STBC, etc. these are fields in TXWI too. just copy to TXWI.
typedef struct _RECEIVE_SETTING { typedef struct _RECEIVE_SETTING {
#ifdef RT_BIG_ENDIAN
USHORT MIMO:1;
USHORT OFDM:1;
USHORT rsv:3;
USHORT STBC:2; //SPACE
USHORT ShortGI:1;
USHORT Mode:2; //channel bandwidth 20MHz or 40 MHz
USHORT NumOfRX:2; // MIMO. WE HAVE 3R
#else
USHORT NumOfRX:2; // MIMO. WE HAVE 3R USHORT NumOfRX:2; // MIMO. WE HAVE 3R
USHORT Mode:2; //channel bandwidth 20MHz or 40 MHz USHORT Mode:2; //channel bandwidth 20MHz or 40 MHz
USHORT ShortGI:1; USHORT ShortGI:1;
...@@ -1127,7 +1111,6 @@ typedef struct _RECEIVE_SETTING { ...@@ -1127,7 +1111,6 @@ typedef struct _RECEIVE_SETTING {
USHORT rsv:3; USHORT rsv:3;
USHORT OFDM:1; USHORT OFDM:1;
USHORT MIMO:1; USHORT MIMO:1;
#endif
} RECEIVE_SETTING, *PRECEIVE_SETTING; } RECEIVE_SETTING, *PRECEIVE_SETTING;
// Shared key data structure // Shared key data structure
...@@ -1453,21 +1436,6 @@ typedef struct _QUERYBA_TABLE{ ...@@ -1453,21 +1436,6 @@ typedef struct _QUERYBA_TABLE{
} QUERYBA_TABLE, *PQUERYBA_TABLE; } QUERYBA_TABLE, *PQUERYBA_TABLE;
typedef union _BACAP_STRUC { typedef union _BACAP_STRUC {
#ifdef RT_BIG_ENDIAN
struct {
UINT32 :4;
UINT32 b2040CoexistScanSup:1; //As Sta, support do 2040 coexistence scan for AP. As Ap, support monitor trigger event to check if can use BW 40MHz.
UINT32 bHtAdhoc:1; // adhoc can use ht rate.
UINT32 MMPSmode:2; // MIMO power save more, 0:static, 1:dynamic, 2:rsv, 3:mimo enable
UINT32 AmsduSize:1; // 0:3839, 1:7935 bytes. UINT MSDUSizeToBytes[] = { 3839, 7935};
UINT32 AmsduEnable:1; //Enable AMSDU transmisstion
UINT32 MpduDensity:3;
UINT32 Policy:2; // 0: DELAY_BA 1:IMMED_BA (//BA Policy subfiled value in ADDBA frame) 2:BA-not use
UINT32 AutoBA:1; // automatically BA
UINT32 TxBAWinLimit:8;
UINT32 RxBAWinLimit:8;
} field;
#else
struct { struct {
UINT32 RxBAWinLimit:8; UINT32 RxBAWinLimit:8;
UINT32 TxBAWinLimit:8; UINT32 TxBAWinLimit:8;
...@@ -1481,7 +1449,6 @@ typedef union _BACAP_STRUC { ...@@ -1481,7 +1449,6 @@ typedef union _BACAP_STRUC {
UINT32 b2040CoexistScanSup:1; //As Sta, support do 2040 coexistence scan for AP. As Ap, support monitor trigger event to check if can use BW 40MHz. UINT32 b2040CoexistScanSup:1; //As Sta, support do 2040 coexistence scan for AP. As Ap, support monitor trigger event to check if can use BW 40MHz.
UINT32 :4; UINT32 :4;
} field; } field;
#endif
UINT32 word; UINT32 word;
} BACAP_STRUC, *PBACAP_STRUC; } BACAP_STRUC, *PBACAP_STRUC;
#endif // DOT11_N_SUPPORT // #endif // DOT11_N_SUPPORT //
...@@ -1510,19 +1477,6 @@ typedef struct _IOT_STRUC { ...@@ -1510,19 +1477,6 @@ typedef struct _IOT_STRUC {
// This is the registry setting for 802.11n transmit setting. Used in advanced page. // This is the registry setting for 802.11n transmit setting. Used in advanced page.
typedef union _REG_TRANSMIT_SETTING { typedef union _REG_TRANSMIT_SETTING {
#ifdef RT_BIG_ENDIAN
struct {
UINT32 rsv:13;
UINT32 EXTCHA:2;
UINT32 HTMODE:1;
UINT32 TRANSNO:2;
UINT32 STBC:1; //SPACE
UINT32 ShortGI:1;
UINT32 BW:1; //channel bandwidth 20MHz or 40 MHz
UINT32 TxBF:1; // 3*3
UINT32 rsv0:10;
} field;
#else
struct { struct {
UINT32 rsv0:10; UINT32 rsv0:10;
UINT32 TxBF:1; UINT32 TxBF:1;
...@@ -1534,26 +1488,16 @@ typedef union _REG_TRANSMIT_SETTING { ...@@ -1534,26 +1488,16 @@ typedef union _REG_TRANSMIT_SETTING {
UINT32 EXTCHA:2; UINT32 EXTCHA:2;
UINT32 rsv:13; UINT32 rsv:13;
} field; } field;
#endif
UINT32 word; UINT32 word;
} REG_TRANSMIT_SETTING, *PREG_TRANSMIT_SETTING; } REG_TRANSMIT_SETTING, *PREG_TRANSMIT_SETTING;
typedef union _DESIRED_TRANSMIT_SETTING { typedef union _DESIRED_TRANSMIT_SETTING {
#ifdef RT_BIG_ENDIAN
struct {
USHORT rsv:3;
USHORT FixedTxMode:2; // If MCS isn't AUTO, fix rate in CCK, OFDM or HT mode.
USHORT PhyMode:4;
USHORT MCS:7; // MCS
} field;
#else
struct { struct {
USHORT MCS:7; // MCS USHORT MCS:7; // MCS
USHORT PhyMode:4; USHORT PhyMode:4;
USHORT FixedTxMode:2; // If MCS isn't AUTO, fix rate in CCK, OFDM or HT mode. USHORT FixedTxMode:2; // If MCS isn't AUTO, fix rate in CCK, OFDM or HT mode.
USHORT rsv:3; USHORT rsv:3;
} field; } field;
#endif
USHORT word; USHORT word;
} DESIRED_TRANSMIT_SETTING, *PDESIRED_TRANSMIT_SETTING; } DESIRED_TRANSMIT_SETTING, *PDESIRED_TRANSMIT_SETTING;
...@@ -2966,243 +2910,6 @@ __inline VOID NICEnableInterrupt( ...@@ -2966,243 +2910,6 @@ __inline VOID NICEnableInterrupt(
RTMP_SET_FLAG(pAd, fRTMP_ADAPTER_INTERRUPT_ACTIVE); RTMP_SET_FLAG(pAd, fRTMP_ADAPTER_INTERRUPT_ACTIVE);
} }
#ifdef RT_BIG_ENDIAN
static inline VOID WriteBackToDescriptor(
IN PUCHAR Dest,
IN PUCHAR Src,
IN BOOLEAN DoEncrypt,
IN ULONG DescriptorType)
{
UINT32 *p1, *p2;
p1 = ((UINT32 *)Dest);
p2 = ((UINT32 *)Src);
*p1 = *p2;
*(p1+2) = *(p2+2);
*(p1+3) = *(p2+3);
*(p1+1) = *(p2+1); // Word 1; this must be written back last
}
/*
========================================================================
Routine Description:
Endian conversion of Tx/Rx descriptor .
Arguments:
pAd Pointer to our adapter
pData Pointer to Tx/Rx descriptor
DescriptorType Direction of the frame
Return Value:
None
Note:
Call this function when read or update descriptor
========================================================================
*/
static inline VOID RTMPWIEndianChange(
IN PUCHAR pData,
IN ULONG DescriptorType)
{
int size;
int i;
size = ((DescriptorType == TYPE_TXWI) ? TXWI_SIZE : RXWI_SIZE);
if(DescriptorType == TYPE_TXWI)
{
*((UINT32 *)(pData)) = SWAP32(*((UINT32 *)(pData))); // Byte 0~3
*((UINT32 *)(pData + 4)) = SWAP32(*((UINT32 *)(pData+4))); // Byte 4~7
}
else
{
for(i=0; i < size/4 ; i++)
*(((UINT32 *)pData) +i) = SWAP32(*(((UINT32 *)pData)+i));
}
}
/*
========================================================================
Routine Description:
Endian conversion of Tx/Rx descriptor .
Arguments:
pAd Pointer to our adapter
pData Pointer to Tx/Rx descriptor
DescriptorType Direction of the frame
Return Value:
None
Note:
Call this function when read or update descriptor
========================================================================
*/
static inline VOID RTMPDescriptorEndianChange(
IN PUCHAR pData,
IN ULONG DescriptorType)
{
*((UINT32 *)(pData)) = SWAP32(*((UINT32 *)(pData))); // Byte 0~3
*((UINT32 *)(pData + 8)) = SWAP32(*((UINT32 *)(pData+8))); // Byte 8~11
*((UINT32 *)(pData +12)) = SWAP32(*((UINT32 *)(pData + 12))); // Byte 12~15
*((UINT32 *)(pData + 4)) = SWAP32(*((UINT32 *)(pData + 4))); // Byte 4~7, this must be swapped last
}
/*
========================================================================
Routine Description:
Endian conversion of all kinds of 802.11 frames .
Arguments:
pAd Pointer to our adapter
pData Pointer to the 802.11 frame structure
Dir Direction of the frame
FromRxDoneInt Caller is from RxDone interrupt
Return Value:
None
Note:
Call this function when read or update buffer data
========================================================================
*/
static inline VOID RTMPFrameEndianChange(
IN PRTMP_ADAPTER pAd,
IN PUCHAR pData,
IN ULONG Dir,
IN BOOLEAN FromRxDoneInt)
{
PHEADER_802_11 pFrame;
PUCHAR pMacHdr;
// swab 16 bit fields - Frame Control field
if(Dir == DIR_READ)
{
*(USHORT *)pData = SWAP16(*(USHORT *)pData);
}
pFrame = (PHEADER_802_11) pData;
pMacHdr = (PUCHAR) pFrame;
// swab 16 bit fields - Duration/ID field
*(USHORT *)(pMacHdr + 2) = SWAP16(*(USHORT *)(pMacHdr + 2));
// swab 16 bit fields - Sequence Control field
*(USHORT *)(pMacHdr + 22) = SWAP16(*(USHORT *)(pMacHdr + 22));
if(pFrame->FC.Type == BTYPE_MGMT)
{
switch(pFrame->FC.SubType)
{
case SUBTYPE_ASSOC_REQ:
case SUBTYPE_REASSOC_REQ:
// swab 16 bit fields - CapabilityInfo field
pMacHdr += sizeof(HEADER_802_11);
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
// swab 16 bit fields - Listen Interval field
pMacHdr += 2;
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
break;
case SUBTYPE_ASSOC_RSP:
case SUBTYPE_REASSOC_RSP:
// swab 16 bit fields - CapabilityInfo field
pMacHdr += sizeof(HEADER_802_11);
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
// swab 16 bit fields - Status Code field
pMacHdr += 2;
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
// swab 16 bit fields - AID field
pMacHdr += 2;
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
break;
case SUBTYPE_AUTH:
// If from APHandleRxDoneInterrupt routine, it is still a encrypt format.
// The convertion is delayed to RTMPHandleDecryptionDoneInterrupt.
if(!FromRxDoneInt && pFrame->FC.Wep == 1)
break;
else
{
// swab 16 bit fields - Auth Alg No. field
pMacHdr += sizeof(HEADER_802_11);
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
// swab 16 bit fields - Auth Seq No. field
pMacHdr += 2;
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
// swab 16 bit fields - Status Code field
pMacHdr += 2;
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
}
break;
case SUBTYPE_BEACON:
case SUBTYPE_PROBE_RSP:
// swab 16 bit fields - BeaconInterval field
pMacHdr += (sizeof(HEADER_802_11) + TIMESTAMP_LEN);
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
// swab 16 bit fields - CapabilityInfo field
pMacHdr += sizeof(USHORT);
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
break;
case SUBTYPE_DEAUTH:
case SUBTYPE_DISASSOC:
// swab 16 bit fields - Reason code field
pMacHdr += sizeof(HEADER_802_11);
*(USHORT *)pMacHdr = SWAP16(*(USHORT *)pMacHdr);
break;
}
}
else if( pFrame->FC.Type == BTYPE_DATA )
{
}
else if(pFrame->FC.Type == BTYPE_CNTL)
{
switch(pFrame->FC.SubType)
{
case SUBTYPE_BLOCK_ACK_REQ:
{
PFRAME_BA_REQ pBAReq = (PFRAME_BA_REQ)pFrame;
*(USHORT *)(&pBAReq->BARControl) = SWAP16(*(USHORT *)(&pBAReq->BARControl));
pBAReq->BAStartingSeq.word = SWAP16(pBAReq->BAStartingSeq.word);
}
break;
case SUBTYPE_BLOCK_ACK:
// For Block Ack packet, the HT_CONTROL field is in the same offset with Addr3
*(UINT32 *)(&pFrame->Addr3[0]) = SWAP32(*(UINT32 *)(&pFrame->Addr3[0]));
break;
case SUBTYPE_ACK:
//For ACK packet, the HT_CONTROL field is in the same offset with Addr2
*(UINT32 *)(&pFrame->Addr2[0])= SWAP32(*(UINT32 *)(&pFrame->Addr2[0]));
break;
}
}
else
{
DBGPRINT(RT_DEBUG_ERROR,("Invalid Frame Type!!!\n"));
}
// swab 16 bit fields - Frame Control
if(Dir == DIR_WRITE)
{
*(USHORT *)pData = SWAP16(*(USHORT *)pData);
}
}
#endif // RT_BIG_ENDIAN //
static inline VOID ConvertMulticastIP2MAC( static inline VOID ConvertMulticastIP2MAC(
IN PUCHAR pIpAddr, IN PUCHAR pIpAddr,
IN PUCHAR *ppMacAddr, IN PUCHAR *ppMacAddr,
......
drivers/staging/rt2860/rtmp_def.h
View file @ 51f94a7b
...@@ -1249,17 +1249,6 @@ ...@@ -1249,17 +1249,6 @@
#define OPMODE_AP 1 #define OPMODE_AP 1
//#define OPMODE_L3_BRG 2 // as AP and STA at the same time //#define OPMODE_L3_BRG 2 // as AP and STA at the same time
#ifdef RT_BIG_ENDIAN
#define DIR_READ 0
#define DIR_WRITE 1
#define TYPE_TXD 0
#define TYPE_RXD 1
#define TYPE_TXINFO 0
#define TYPE_RXINFO 1
#define TYPE_TXWI 0
#define TYPE_RXWI 1
#endif
// ========================= AP rtmp_def.h =========================== // ========================= AP rtmp_def.h ===========================
// value domain for pAd->EventTab.Log[].Event // value domain for pAd->EventTab.Log[].Event
#define EVENT_RESET_ACCESS_POINT 0 // Log = "hh:mm:ss Restart Access Point" #define EVENT_RESET_ACCESS_POINT 0 // Log = "hh:mm:ss Restart Access Point"
...@@ -1440,23 +1429,6 @@ ...@@ -1440,23 +1429,6 @@
(UINT64)(((UINT64)(x) & (UINT64) 0x00ff000000000000ULL) >> 40) | \ (UINT64)(((UINT64)(x) & (UINT64) 0x00ff000000000000ULL) >> 40) | \
(UINT64)(((UINT64)(x) & (UINT64) 0xff00000000000000ULL) >> 56) )) (UINT64)(((UINT64)(x) & (UINT64) 0xff00000000000000ULL) >> 56) ))
#ifdef RT_BIG_ENDIAN
#define cpu2le64(x) SWAP64((x))
#define le2cpu64(x) SWAP64((x))
#define cpu2le32(x) SWAP32((x))
#define le2cpu32(x) SWAP32((x))
#define cpu2le16(x) SWAP16((x))
#define le2cpu16(x) SWAP16((x))
#define cpu2be64(x) ((UINT64)(x))
#define be2cpu64(x) ((UINT64)(x))
#define cpu2be32(x) ((UINT32)(x))
#define be2cpu32(x) ((UINT32)(x))
#define cpu2be16(x) ((UINT16)(x))
#define be2cpu16(x) ((UINT16)(x))
#else // Little_Endian
#define cpu2le64(x) ((UINT64)(x)) #define cpu2le64(x) ((UINT64)(x))
#define le2cpu64(x) ((UINT64)(x)) #define le2cpu64(x) ((UINT64)(x))
#define cpu2le32(x) ((UINT32)(x)) #define cpu2le32(x) ((UINT32)(x))
...@@ -1470,8 +1442,6 @@ ...@@ -1470,8 +1442,6 @@
#define cpu2be16(x) SWAP16((x)) #define cpu2be16(x) SWAP16((x))
#define be2cpu16(x) SWAP16((x)) #define be2cpu16(x) SWAP16((x))
#endif // RT_BIG_ENDIAN
#endif // __RTMP_DEF_H__ #endif // __RTMP_DEF_H__
drivers/staging/rt2860/spectrum.h
View file @ 51f94a7b
...@@ -46,16 +46,6 @@ typedef struct PACKED _CH_SW_ANN_INFO ...@@ -46,16 +46,6 @@ typedef struct PACKED _CH_SW_ANN_INFO
typedef union PACKED _MEASURE_REQ_MODE typedef union PACKED _MEASURE_REQ_MODE
{ {
#ifdef RT_BIG_ENDIAN
struct PACKED
{
UINT8 Rev1:4;
UINT8 Report:1;
UINT8 Request:1;
UINT8 Enable:1;
UINT8 Rev0:1;
} field;
#else
struct PACKED struct PACKED
{ {
UINT8 Rev0:1; UINT8 Rev0:1;
...@@ -64,7 +54,6 @@ typedef union PACKED _MEASURE_REQ_MODE ...@@ -64,7 +54,6 @@ typedef union PACKED _MEASURE_REQ_MODE
UINT8 Report:1; UINT8 Report:1;
UINT8 Rev1:4; UINT8 Rev1:4;
} field; } field;
#endif // RT_BIG_ENDIAN //
UINT8 word; UINT8 word;
} MEASURE_REQ_MODE, *PMEASURE_REQ_MODE; } MEASURE_REQ_MODE, *PMEASURE_REQ_MODE;
...@@ -85,17 +74,6 @@ typedef struct PACKED _MEASURE_REQ_INFO ...@@ -85,17 +74,6 @@ typedef struct PACKED _MEASURE_REQ_INFO
typedef union PACKED _MEASURE_BASIC_REPORT_MAP typedef union PACKED _MEASURE_BASIC_REPORT_MAP
{ {
#ifdef RT_BIG_ENDIAN
struct PACKED
{
UINT8 Rev:3;
UINT8 Unmeasure:1;
UINT8 Radar:1;
UINT8 UnidentifiedSignal:1;
UINT8 OfdmPreamble:1;
UINT8 BSS:1;
} field;
#else
struct PACKED struct PACKED
{ {
UINT8 BSS:1; UINT8 BSS:1;
...@@ -105,7 +83,6 @@ typedef union PACKED _MEASURE_BASIC_REPORT_MAP ...@@ -105,7 +83,6 @@ typedef union PACKED _MEASURE_BASIC_REPORT_MAP
UINT8 Unmeasure:1; UINT8 Unmeasure:1;
UINT8 Rev:3; UINT8 Rev:3;
} field; } field;
#endif // RT_BIG_ENDIAN //
UINT8 word; UINT8 word;
} MEASURE_BASIC_REPORT_MAP, *PMEASURE_BASIC_REPORT_MAP; } MEASURE_BASIC_REPORT_MAP, *PMEASURE_BASIC_REPORT_MAP;
...@@ -137,17 +114,10 @@ typedef union PACKED _MEASURE_REPORT_MODE ...@@ -137,17 +114,10 @@ typedef union PACKED _MEASURE_REPORT_MODE
{ {
struct PACKED struct PACKED
{ {
#ifdef RT_BIG_ENDIAN
UINT8 Rev:5;
UINT8 Refused:1;
UINT8 Incapable:1;
UINT8 Late:1;
#else
UINT8 Late:1; UINT8 Late:1;
UINT8 Incapable:1; UINT8 Incapable:1;
UINT8 Refused:1; UINT8 Refused:1;
UINT8 Rev:5; UINT8 Rev:5;
#endif // RT_BIG_ENDIAN //
} field; } field;
UINT8 word; UINT8 word;
} MEASURE_REPORT_MODE, *PMEASURE_REPORT_MODE; } MEASURE_REPORT_MODE, *PMEASURE_REPORT_MODE;
......
drivers/staging/rt2860/sta/assoc.c
View file @ 51f94a7b
...@@ -360,28 +360,11 @@ VOID MlmeAssocReqAction( ...@@ -360,28 +360,11 @@ VOID MlmeAssocReqAction(
} }
else else
{ {
#ifdef RT_BIG_ENDIAN
HT_CAPABILITY_IE HtCapabilityTmp;
#endif
#ifndef RT_BIG_ENDIAN
MakeOutgoingFrame(pOutBuffer + FrameLen, &TmpLen, MakeOutgoingFrame(pOutBuffer + FrameLen, &TmpLen,
1, &HtCapIe, 1, &HtCapIe,
1, &pAd->MlmeAux.HtCapabilityLen, 1, &pAd->MlmeAux.HtCapabilityLen,
pAd->MlmeAux.HtCapabilityLen, &pAd->MlmeAux.HtCapability, pAd->MlmeAux.HtCapabilityLen, &pAd->MlmeAux.HtCapability,
END_OF_ARGS); END_OF_ARGS);
#else
NdisZeroMemory(&HtCapabilityTmp, sizeof(HT_CAPABILITY_IE));
NdisMoveMemory(&HtCapabilityTmp, &pAd->MlmeAux.HtCapability, pAd->MlmeAux.HtCapabilityLen);
*(USHORT *)(&HtCapabilityTmp.HtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.HtCapInfo));
*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo));
MakeOutgoingFrame(pOutBuffer + FrameLen, &TmpLen,
1, &HtCapIe,
1, &pAd->MlmeAux.HtCapabilityLen,
pAd->MlmeAux.HtCapabilityLen,&HtCapabilityTmp,
END_OF_ARGS);
#endif
} }
FrameLen += TmpLen; FrameLen += TmpLen;
} }
......
drivers/staging/rt2860/sta/connect.c
View file @ 51f94a7b
...@@ -2389,16 +2389,10 @@ ULONG MakeIbssBeacon( ...@@ -2389,16 +2389,10 @@ ULONG MakeIbssBeacon(
ULONG TmpLen; ULONG TmpLen;
UCHAR HtLen, HtLen1; UCHAR HtLen, HtLen1;
#ifdef RT_BIG_ENDIAN
HT_CAPABILITY_IE HtCapabilityTmp;
ADD_HT_INFO_IE addHTInfoTmp;
USHORT b2lTmp, b2lTmp2;
#endif
// add HT Capability IE // add HT Capability IE
HtLen = sizeof(pAd->CommonCfg.HtCapability); HtLen = sizeof(pAd->CommonCfg.HtCapability);
HtLen1 = sizeof(pAd->CommonCfg.AddHTInfo); HtLen1 = sizeof(pAd->CommonCfg.AddHTInfo);
#ifndef RT_BIG_ENDIAN
MakeOutgoingFrame(pBeaconFrame+FrameLen, &TmpLen, MakeOutgoingFrame(pBeaconFrame+FrameLen, &TmpLen,
1, &HtCapIe, 1, &HtCapIe,
1, &HtLen, 1, &HtLen,
...@@ -2407,24 +2401,7 @@ ULONG MakeIbssBeacon( ...@@ -2407,24 +2401,7 @@ ULONG MakeIbssBeacon(
1, &HtLen1, 1, &HtLen1,
HtLen1, &pAd->CommonCfg.AddHTInfo, HtLen1, &pAd->CommonCfg.AddHTInfo,
END_OF_ARGS); END_OF_ARGS);
#else
NdisMoveMemory(&HtCapabilityTmp, &pAd->CommonCfg.HtCapability, HtLen);
*(USHORT *)(&HtCapabilityTmp.HtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.HtCapInfo));
*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo) = SWAP16(*(USHORT *)(&HtCapabilityTmp.ExtHtCapInfo));
NdisMoveMemory(&addHTInfoTmp, &pAd->CommonCfg.AddHTInfo, HtLen1);
*(USHORT *)(&addHTInfoTmp.AddHtInfo2) = SWAP16(*(USHORT *)(&addHTInfoTmp.AddHtInfo2));
*(USHORT *)(&addHTInfoTmp.AddHtInfo3) = SWAP16(*(USHORT *)(&addHTInfoTmp.AddHtInfo3));
MakeOutgoingFrame(pBeaconFrame+FrameLen, &TmpLen,
1, &HtCapIe,
1, &HtLen,
HtLen, &HtCapabilityTmp,
1, &AddHtInfoIe,
1, &HtLen1,
HtLen1, &addHTInfoTmp,
END_OF_ARGS);
#endif
FrameLen += TmpLen; FrameLen += TmpLen;
} }
#endif // DOT11_N_SUPPORT // #endif // DOT11_N_SUPPORT //
...@@ -2444,11 +2421,6 @@ ULONG MakeIbssBeacon( ...@@ -2444,11 +2421,6 @@ ULONG MakeIbssBeacon(
PID_MGMT, PID_BEACON, RATE_1, IFS_HTTXOP, FALSE, &Transmit); PID_MGMT, PID_BEACON, RATE_1, IFS_HTTXOP, FALSE, &Transmit);
} }
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, pBeaconFrame, DIR_WRITE, FALSE);
RTMPWIEndianChange((PUCHAR)pTxWI, TYPE_TXWI);
#endif
DBGPRINT(RT_DEBUG_TRACE, ("MakeIbssBeacon (len=%ld), SupRateLen=%d, ExtRateLen=%d, Channel=%d, PhyMode=%d\n", DBGPRINT(RT_DEBUG_TRACE, ("MakeIbssBeacon (len=%ld), SupRateLen=%d, ExtRateLen=%d, Channel=%d, PhyMode=%d\n",
FrameLen, SupRateLen, ExtRateLen, pAd->CommonCfg.Channel, pAd->CommonCfg.PhyMode)); FrameLen, SupRateLen, ExtRateLen, pAd->CommonCfg.Channel, pAd->CommonCfg.PhyMode));
return FrameLen; return FrameLen;
......
drivers/staging/rt2860/sta/rtmp_data.c
View file @ 51f94a7b
...@@ -687,11 +687,6 @@ BOOLEAN STARxDoneInterruptHandle( ...@@ -687,11 +687,6 @@ BOOLEAN STARxDoneInterruptHandle(
pRxWI = (PRXWI_STRUC) pData; pRxWI = (PRXWI_STRUC) pData;
pHeader = (PHEADER_802_11) (pData+RXWI_SIZE) ; pHeader = (PHEADER_802_11) (pData+RXWI_SIZE) ;
#ifdef RT_BIG_ENDIAN
RTMPFrameEndianChange(pAd, (PUCHAR)pHeader, DIR_READ, TRUE);
RTMPWIEndianChange((PUCHAR)pRxWI, TYPE_RXWI);
#endif
// build RxCell // build RxCell
RxCell.pRxWI = pRxWI; RxCell.pRxWI = pRxWI;
RxCell.pHeader = pHeader; RxCell.pHeader = pHeader;
......
drivers/staging/rt2860/wpa.h
View file @ 51f94a7b
...@@ -150,19 +150,6 @@ ...@@ -150,19 +150,6 @@
// EAPOL Key Information definition within Key descriptor format // EAPOL Key Information definition within Key descriptor format
typedef struct PACKED _KEY_INFO typedef struct PACKED _KEY_INFO
{ {
#ifdef RT_BIG_ENDIAN
UCHAR KeyAck:1;
UCHAR Install:1;
UCHAR KeyIndex:2;
UCHAR KeyType:1;
UCHAR KeyDescVer:3;
UCHAR Rsvd:3;
UCHAR EKD_DL:1; // EKD for AP; DL for STA
UCHAR Request:1;
UCHAR Error:1;
UCHAR Secure:1;
UCHAR KeyMic:1;
#else
UCHAR KeyMic:1; UCHAR KeyMic:1;
UCHAR Secure:1; UCHAR Secure:1;
UCHAR Error:1; UCHAR Error:1;
...@@ -174,7 +161,6 @@ typedef struct PACKED _KEY_INFO ...@@ -174,7 +161,6 @@ typedef struct PACKED _KEY_INFO
UCHAR KeyIndex:2; UCHAR KeyIndex:2;
UCHAR Install:1; UCHAR Install:1;
UCHAR KeyAck:1; UCHAR KeyAck:1;
#endif
} KEY_INFO, *PKEY_INFO; } KEY_INFO, *PKEY_INFO;
// EAPOL Key descriptor format // EAPOL Key descriptor format
...@@ -204,17 +190,10 @@ typedef struct PACKED _EAPOL_PACKET ...@@ -204,17 +190,10 @@ typedef struct PACKED _EAPOL_PACKET
//802.11i D10 page 83 //802.11i D10 page 83
typedef struct PACKED _GTK_ENCAP typedef struct PACKED _GTK_ENCAP
{ {
#ifndef RT_BIG_ENDIAN
UCHAR Kid:2; UCHAR Kid:2;
UCHAR tx:1; UCHAR tx:1;
UCHAR rsv:5; UCHAR rsv:5;
UCHAR rsv1; UCHAR rsv1;
#else
UCHAR rsv:5;
UCHAR tx:1;
UCHAR Kid:2;
UCHAR rsv1;
#endif
UCHAR GTK[TKIP_GTK_LENGTH]; UCHAR GTK[TKIP_GTK_LENGTH];
} GTK_ENCAP, *PGTK_ENCAP; } GTK_ENCAP, *PGTK_ENCAP;
...@@ -258,19 +237,11 @@ typedef struct PACKED _RSNIE_AUTH { ...@@ -258,19 +237,11 @@ typedef struct PACKED _RSNIE_AUTH {
typedef union PACKED _RSN_CAPABILITIES { typedef union PACKED _RSN_CAPABILITIES {
struct PACKED { struct PACKED {
#ifdef RT_BIG_ENDIAN
USHORT Rsvd:10;
USHORT GTKSA_R_Counter:2;
USHORT PTKSA_R_Counter:2;
USHORT No_Pairwise:1;
USHORT PreAuth:1;
#else
USHORT PreAuth:1; USHORT PreAuth:1;
USHORT No_Pairwise:1; USHORT No_Pairwise:1;
USHORT PTKSA_R_Counter:2; USHORT PTKSA_R_Counter:2;
USHORT GTKSA_R_Counter:2; USHORT GTKSA_R_Counter:2;
USHORT Rsvd:10; USHORT Rsvd:10;
#endif
} field; } field;
USHORT word; USHORT word;
} RSN_CAPABILITIES, *PRSN_CAPABILITIES; } RSN_CAPABILITIES, *PRSN_CAPABILITIES;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7