Commit 63d2d750 authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by Simon Horman

ARM: shmobile: r8a7790: add EtherAVB clocks

Add the EtherAVB clock to the R8A7790 device tree.

Based on original patch by Mitsuhiro Kimura <mitsuhiro.kimura.kc@renesas.com>.
Signed-off-by: default avatarSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent b8af4591
...@@ -1249,16 +1249,18 @@ mstp8_clks: mstp8_clks@e6150990 { ...@@ -1249,16 +1249,18 @@ mstp8_clks: mstp8_clks@e6150990 {
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>; reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
clocks = <&hp_clk>, <&zg_clk>, <&zg_clk>, <&zg_clk>, clocks = <&hp_clk>, <&zg_clk>, <&zg_clk>, <&zg_clk>,
<&zg_clk>, <&p_clk>, <&zs_clk>, <&zs_clk>; <&zg_clk>, <&hp_clk>, <&p_clk>, <&zs_clk>,
<&zs_clk>;
#clock-cells = <1>; #clock-cells = <1>;
clock-indices = < clock-indices = <
R8A7790_CLK_MLB R8A7790_CLK_VIN3 R8A7790_CLK_VIN2 R8A7790_CLK_MLB R8A7790_CLK_VIN3 R8A7790_CLK_VIN2
R8A7790_CLK_VIN1 R8A7790_CLK_VIN0 R8A7790_CLK_ETHER R8A7790_CLK_VIN1 R8A7790_CLK_VIN0
R8A7790_CLK_ETHERAVB R8A7790_CLK_ETHER
R8A7790_CLK_SATA1 R8A7790_CLK_SATA0 R8A7790_CLK_SATA1 R8A7790_CLK_SATA0
>; >;
clock-output-names = clock-output-names =
"mlb", "vin3", "vin2", "vin1", "vin0", "ether", "mlb", "vin3", "vin2", "vin1", "vin0",
"sata1", "sata0"; "etheravb", "ether", "sata1", "sata0";
}; };
mstp9_clks: mstp9_clks@e6150994 { mstp9_clks: mstp9_clks@e6150994 {
compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks"; compatible = "renesas,r8a7790-mstp-clocks", "renesas,cpg-mstp-clocks";
......
...@@ -108,6 +108,7 @@ ...@@ -108,6 +108,7 @@
#define R8A7790_CLK_VIN2 9 #define R8A7790_CLK_VIN2 9
#define R8A7790_CLK_VIN1 10 #define R8A7790_CLK_VIN1 10
#define R8A7790_CLK_VIN0 11 #define R8A7790_CLK_VIN0 11
#define R8A7790_CLK_ETHERAVB 12
#define R8A7790_CLK_ETHER 13 #define R8A7790_CLK_ETHER 13
#define R8A7790_CLK_SATA1 14 #define R8A7790_CLK_SATA1 14
#define R8A7790_CLK_SATA0 15 #define R8A7790_CLK_SATA0 15
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment