Commit 852c15b7 authored by David Howells's avatar David Howells Committed by Linus Torvalds

MN10300: Fix misaligned index-register addressing handling

Fix misalignment handling for an address calculated from the sum of two
registers.
Signed-off-by: default avatarDavid Howells <dhowells@redhat.com>
Signed-off-by: default avatarLinus Torvalds <torvalds@linux-foundation.org>
parent 6d615c78
...@@ -570,11 +570,11 @@ static int misalignment_addr(unsigned long *registers, unsigned params, ...@@ -570,11 +570,11 @@ static int misalignment_addr(unsigned long *registers, unsigned params,
address += *postinc; address += *postinc;
break; break;
case DM1: case DM1:
postinc = &registers[Dreg_index[opcode >> 2 & 0x0c]]; postinc = &registers[Dreg_index[opcode >> 2 & 0x03]];
address += *postinc; address += *postinc;
break; break;
case DM2: case DM2:
postinc = &registers[Dreg_index[opcode >> 4 & 0x30]]; postinc = &registers[Dreg_index[opcode >> 4 & 0x03]];
address += *postinc; address += *postinc;
break; break;
case AM0: case AM0:
...@@ -582,11 +582,11 @@ static int misalignment_addr(unsigned long *registers, unsigned params, ...@@ -582,11 +582,11 @@ static int misalignment_addr(unsigned long *registers, unsigned params,
address += *postinc; address += *postinc;
break; break;
case AM1: case AM1:
postinc = &registers[Areg_index[opcode >> 2 & 0x0c]]; postinc = &registers[Areg_index[opcode >> 2 & 0x03]];
address += *postinc; address += *postinc;
break; break;
case AM2: case AM2:
postinc = &registers[Areg_index[opcode >> 4 & 0x30]]; postinc = &registers[Areg_index[opcode >> 4 & 0x03]];
address += *postinc; address += *postinc;
break; break;
case RM0: case RM0:
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment