Commit 9e15db7c authored by Javier Martin's avatar Javier Martin Committed by Vinod Koul

dmaengine: Add support for multiple descriptors for imx-dma.

dmaengine specifies the possibility that several descriptors
can be queued for transfer. It also indicates that tasklets
must be used for DMA callbacks.
Acked-by: default avatarSascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: default avatarJavier Martin <javier.martin@vista-silicon.com>
Signed-off-by: default avatarVinod Koul <vinod.koul@linux.intel.com>
parent 6c05f091
...@@ -5,6 +5,7 @@ ...@@ -5,6 +5,7 @@
* found on i.MX1/21/27 * found on i.MX1/21/27
* *
* Copyright 2010 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de> * Copyright 2010 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de>
* Copyright 2012 Javier Martin, Vista Silicon <javier.martin@vista-silicon.com>
* *
* The code contained herein is licensed under the GNU General Public * The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License * License. You may obtain a copy of the GNU General Public License
...@@ -13,6 +14,7 @@ ...@@ -13,6 +14,7 @@
* http://www.opensource.org/licenses/gpl-license.html * http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html * http://www.gnu.org/copyleft/gpl.html
*/ */
#include <linux/init.h> #include <linux/init.h>
#include <linux/module.h> #include <linux/module.h>
#include <linux/types.h> #include <linux/types.h>
...@@ -29,19 +31,52 @@ ...@@ -29,19 +31,52 @@
#include <mach/dma-v1.h> #include <mach/dma-v1.h>
#include <mach/hardware.h> #include <mach/hardware.h>
#define IMXDMA_MAX_CHAN_DESCRIPTORS 16
enum imxdma_prep_type {
IMXDMA_DESC_MEMCPY,
IMXDMA_DESC_INTERLEAVED,
IMXDMA_DESC_SLAVE_SG,
IMXDMA_DESC_CYCLIC,
};
struct imxdma_desc {
struct list_head node;
struct dma_async_tx_descriptor desc;
enum dma_status status;
dma_addr_t src;
dma_addr_t dest;
size_t len;
unsigned int dmamode;
enum imxdma_prep_type type;
/* For memcpy and interleaved */
unsigned int config_port;
unsigned int config_mem;
/* For interleaved transfers */
unsigned int x;
unsigned int y;
unsigned int w;
/* For slave sg and cyclic */
struct scatterlist *sg;
unsigned int sgcount;
};
struct imxdma_channel { struct imxdma_channel {
struct imxdma_engine *imxdma; struct imxdma_engine *imxdma;
unsigned int channel; unsigned int channel;
unsigned int imxdma_channel; unsigned int imxdma_channel;
struct tasklet_struct dma_tasklet;
struct list_head ld_free;
struct list_head ld_queue;
struct list_head ld_active;
int descs_allocated;
enum dma_slave_buswidth word_size; enum dma_slave_buswidth word_size;
dma_addr_t per_address; dma_addr_t per_address;
u32 watermark_level; u32 watermark_level;
struct dma_chan chan; struct dma_chan chan;
spinlock_t lock; spinlock_t lock;
struct dma_async_tx_descriptor desc;
dma_cookie_t last_completed; dma_cookie_t last_completed;
enum dma_status status;
int dma_request; int dma_request;
struct scatterlist *sg_list; struct scatterlist *sg_list;
}; };
...@@ -60,27 +95,31 @@ static struct imxdma_channel *to_imxdma_chan(struct dma_chan *chan) ...@@ -60,27 +95,31 @@ static struct imxdma_channel *to_imxdma_chan(struct dma_chan *chan)
return container_of(chan, struct imxdma_channel, chan); return container_of(chan, struct imxdma_channel, chan);
} }
static void imxdma_handle(struct imxdma_channel *imxdmac) static inline bool imxdma_chan_is_doing_cyclic(struct imxdma_channel *imxdmac)
{ {
if (imxdmac->desc.callback) struct imxdma_desc *desc;
imxdmac->desc.callback(imxdmac->desc.callback_param);
imxdmac->last_completed = imxdmac->desc.cookie; if (!list_empty(&imxdmac->ld_active)) {
desc = list_first_entry(&imxdmac->ld_active, struct imxdma_desc,
node);
if (desc->type == IMXDMA_DESC_CYCLIC)
return true;
}
return false;
} }
static void imxdma_irq_handler(int channel, void *data) static void imxdma_irq_handler(int channel, void *data)
{ {
struct imxdma_channel *imxdmac = data; struct imxdma_channel *imxdmac = data;
imxdmac->status = DMA_SUCCESS; tasklet_schedule(&imxdmac->dma_tasklet);
imxdma_handle(imxdmac);
} }
static void imxdma_err_handler(int channel, void *data, int error) static void imxdma_err_handler(int channel, void *data, int error)
{ {
struct imxdma_channel *imxdmac = data; struct imxdma_channel *imxdmac = data;
imxdmac->status = DMA_ERROR; tasklet_schedule(&imxdmac->dma_tasklet);
imxdma_handle(imxdmac);
} }
static void imxdma_progression(int channel, void *data, static void imxdma_progression(int channel, void *data,
...@@ -88,8 +127,88 @@ static void imxdma_progression(int channel, void *data, ...@@ -88,8 +127,88 @@ static void imxdma_progression(int channel, void *data,
{ {
struct imxdma_channel *imxdmac = data; struct imxdma_channel *imxdmac = data;
imxdmac->status = DMA_SUCCESS; tasklet_schedule(&imxdmac->dma_tasklet);
imxdma_handle(imxdmac); }
static int imxdma_xfer_desc(struct imxdma_desc *d)
{
struct imxdma_channel *imxdmac = to_imxdma_chan(d->desc.chan);
int ret;
/* Configure and enable */
switch (d->type) {
case IMXDMA_DESC_MEMCPY:
ret = imx_dma_config_channel(imxdmac->imxdma_channel,
d->config_port, d->config_mem, 0, 0);
if (ret < 0)
return ret;
ret = imx_dma_setup_single(imxdmac->imxdma_channel, d->src,
d->len, d->dest, d->dmamode);
if (ret < 0)
return ret;
break;
case IMXDMA_DESC_CYCLIC:
ret = imx_dma_setup_progression_handler(imxdmac->imxdma_channel,
imxdma_progression);
if (ret < 0)
return ret;
/*
* We fall through here since cyclic transfer is the same as
* slave_sg adding a progression handler and a specific sg
* configuration which is done in 'imxdma_prep_dma_cyclic'.
*/
case IMXDMA_DESC_SLAVE_SG:
if (d->dmamode == DMA_MODE_READ)
ret = imx_dma_setup_sg(imxdmac->imxdma_channel, d->sg,
d->sgcount, d->len, d->src, d->dmamode);
else
ret = imx_dma_setup_sg(imxdmac->imxdma_channel, d->sg,
d->sgcount, d->len, d->dest, d->dmamode);
if (ret < 0)
return ret;
break;
default:
return -EINVAL;
}
imx_dma_enable(imxdmac->imxdma_channel);
return 0;
}
static void imxdma_tasklet(unsigned long data)
{
struct imxdma_channel *imxdmac = (void *)data;
struct imxdma_engine *imxdma = imxdmac->imxdma;
struct imxdma_desc *desc;
spin_lock(&imxdmac->lock);
if (list_empty(&imxdmac->ld_active)) {
/* Someone might have called terminate all */
goto out;
}
desc = list_first_entry(&imxdmac->ld_active, struct imxdma_desc, node);
if (desc->desc.callback)
desc->desc.callback(desc->desc.callback_param);
imxdmac->last_completed = desc->desc.cookie;
/* If we are dealing with a cyclic descriptor keep it on ld_active */
if (imxdma_chan_is_doing_cyclic(imxdmac))
goto out;
list_move_tail(imxdmac->ld_active.next, &imxdmac->ld_free);
if (!list_empty(&imxdmac->ld_queue)) {
desc = list_first_entry(&imxdmac->ld_queue, struct imxdma_desc,
node);
list_move_tail(imxdmac->ld_queue.next, &imxdmac->ld_active);
if (imxdma_xfer_desc(desc) < 0)
dev_warn(imxdma->dev, "%s: channel: %d couldn't xfer desc\n",
__func__, imxdmac->channel);
}
out:
spin_unlock(&imxdmac->lock);
} }
static int imxdma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd, static int imxdma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd,
...@@ -98,12 +217,17 @@ static int imxdma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd, ...@@ -98,12 +217,17 @@ static int imxdma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd,
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
struct dma_slave_config *dmaengine_cfg = (void *)arg; struct dma_slave_config *dmaengine_cfg = (void *)arg;
int ret; int ret;
unsigned long flags;
unsigned int mode = 0; unsigned int mode = 0;
switch (cmd) { switch (cmd) {
case DMA_TERMINATE_ALL: case DMA_TERMINATE_ALL:
imxdmac->status = DMA_ERROR;
imx_dma_disable(imxdmac->imxdma_channel); imx_dma_disable(imxdmac->imxdma_channel);
spin_lock_irqsave(&imxdmac->lock, flags);
list_splice_tail_init(&imxdmac->ld_active, &imxdmac->ld_free);
list_splice_tail_init(&imxdmac->ld_queue, &imxdmac->ld_free);
spin_unlock_irqrestore(&imxdmac->lock, flags);
return 0; return 0;
case DMA_SLAVE_CONFIG: case DMA_SLAVE_CONFIG:
if (dmaengine_cfg->direction == DMA_DEV_TO_MEM) { if (dmaengine_cfg->direction == DMA_DEV_TO_MEM) {
...@@ -154,11 +278,14 @@ static enum dma_status imxdma_tx_status(struct dma_chan *chan, ...@@ -154,11 +278,14 @@ static enum dma_status imxdma_tx_status(struct dma_chan *chan,
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
dma_cookie_t last_used; dma_cookie_t last_used;
enum dma_status ret; enum dma_status ret;
unsigned long flags;
spin_lock_irqsave(&imxdmac->lock, flags);
last_used = chan->cookie; last_used = chan->cookie;
ret = dma_async_is_complete(cookie, imxdmac->last_completed, last_used); ret = dma_async_is_complete(cookie, imxdmac->last_completed, last_used);
dma_set_tx_state(txstate, imxdmac->last_completed, last_used, 0); dma_set_tx_state(txstate, imxdmac->last_completed, last_used, 0);
spin_unlock_irqrestore(&imxdmac->lock, flags);
return ret; return ret;
} }
...@@ -171,7 +298,6 @@ static dma_cookie_t imxdma_assign_cookie(struct imxdma_channel *imxdma) ...@@ -171,7 +298,6 @@ static dma_cookie_t imxdma_assign_cookie(struct imxdma_channel *imxdma)
cookie = 1; cookie = 1;
imxdma->chan.cookie = cookie; imxdma->chan.cookie = cookie;
imxdma->desc.cookie = cookie;
return cookie; return cookie;
} }
...@@ -180,12 +306,15 @@ static dma_cookie_t imxdma_tx_submit(struct dma_async_tx_descriptor *tx) ...@@ -180,12 +306,15 @@ static dma_cookie_t imxdma_tx_submit(struct dma_async_tx_descriptor *tx)
{ {
struct imxdma_channel *imxdmac = to_imxdma_chan(tx->chan); struct imxdma_channel *imxdmac = to_imxdma_chan(tx->chan);
dma_cookie_t cookie; dma_cookie_t cookie;
unsigned long flags;
spin_lock_irq(&imxdmac->lock); spin_lock_irqsave(&imxdmac->lock, flags);
list_move_tail(imxdmac->ld_free.next, &imxdmac->ld_queue);
cookie = imxdma_assign_cookie(imxdmac); cookie = imxdma_assign_cookie(imxdmac);
tx->cookie = cookie;
spin_unlock_irq(&imxdmac->lock); spin_unlock_irqrestore(&imxdmac->lock, flags);
return cookie; return cookie;
} }
...@@ -198,21 +327,48 @@ static int imxdma_alloc_chan_resources(struct dma_chan *chan) ...@@ -198,21 +327,48 @@ static int imxdma_alloc_chan_resources(struct dma_chan *chan)
if (data != NULL) if (data != NULL)
imxdmac->dma_request = data->dma_request; imxdmac->dma_request = data->dma_request;
dma_async_tx_descriptor_init(&imxdmac->desc, chan); while (imxdmac->descs_allocated < IMXDMA_MAX_CHAN_DESCRIPTORS) {
imxdmac->desc.tx_submit = imxdma_tx_submit; struct imxdma_desc *desc;
/* txd.flags will be overwritten in prep funcs */
imxdmac->desc.flags = DMA_CTRL_ACK;
imxdmac->status = DMA_SUCCESS; desc = kzalloc(sizeof(*desc), GFP_KERNEL);
if (!desc)
break;
__memzero(&desc->desc, sizeof(struct dma_async_tx_descriptor));
dma_async_tx_descriptor_init(&desc->desc, chan);
desc->desc.tx_submit = imxdma_tx_submit;
/* txd.flags will be overwritten in prep funcs */
desc->desc.flags = DMA_CTRL_ACK;
desc->status = DMA_SUCCESS;
list_add_tail(&desc->node, &imxdmac->ld_free);
imxdmac->descs_allocated++;
}
return 0; if (!imxdmac->descs_allocated)
return -ENOMEM;
return imxdmac->descs_allocated;
} }
static void imxdma_free_chan_resources(struct dma_chan *chan) static void imxdma_free_chan_resources(struct dma_chan *chan)
{ {
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
struct imxdma_desc *desc, *_desc;
unsigned long flags;
spin_lock_irqsave(&imxdmac->lock, flags);
imx_dma_disable(imxdmac->imxdma_channel); imx_dma_disable(imxdmac->imxdma_channel);
list_splice_tail_init(&imxdmac->ld_active, &imxdmac->ld_free);
list_splice_tail_init(&imxdmac->ld_queue, &imxdmac->ld_free);
spin_unlock_irqrestore(&imxdmac->lock, flags);
list_for_each_entry_safe(desc, _desc, &imxdmac->ld_free, node) {
kfree(desc);
imxdmac->descs_allocated--;
}
INIT_LIST_HEAD(&imxdmac->ld_free);
if (imxdmac->sg_list) { if (imxdmac->sg_list) {
kfree(imxdmac->sg_list); kfree(imxdmac->sg_list);
...@@ -227,23 +383,19 @@ static struct dma_async_tx_descriptor *imxdma_prep_slave_sg( ...@@ -227,23 +383,19 @@ static struct dma_async_tx_descriptor *imxdma_prep_slave_sg(
{ {
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
struct scatterlist *sg; struct scatterlist *sg;
int i, ret, dma_length = 0; int i, dma_length = 0;
unsigned int dmamode; struct imxdma_desc *desc;
if (imxdmac->status == DMA_IN_PROGRESS) if (list_empty(&imxdmac->ld_free) ||
imxdma_chan_is_doing_cyclic(imxdmac))
return NULL; return NULL;
imxdmac->status = DMA_IN_PROGRESS; desc = list_first_entry(&imxdmac->ld_free, struct imxdma_desc, node);
for_each_sg(sgl, sg, sg_len, i) { for_each_sg(sgl, sg, sg_len, i) {
dma_length += sg->length; dma_length += sg->length;
} }
if (direction == DMA_DEV_TO_MEM)
dmamode = DMA_MODE_READ;
else
dmamode = DMA_MODE_WRITE;
switch (imxdmac->word_size) { switch (imxdmac->word_size) {
case DMA_SLAVE_BUSWIDTH_4_BYTES: case DMA_SLAVE_BUSWIDTH_4_BYTES:
if (sgl->length & 3 || sgl->dma_address & 3) if (sgl->length & 3 || sgl->dma_address & 3)
...@@ -259,12 +411,21 @@ static struct dma_async_tx_descriptor *imxdma_prep_slave_sg( ...@@ -259,12 +411,21 @@ static struct dma_async_tx_descriptor *imxdma_prep_slave_sg(
return NULL; return NULL;
} }
ret = imx_dma_setup_sg(imxdmac->imxdma_channel, sgl, sg_len, desc->type = IMXDMA_DESC_SLAVE_SG;
dma_length, imxdmac->per_address, dmamode); desc->sg = sgl;
if (ret) desc->sgcount = sg_len;
return NULL; desc->len = dma_length;
if (direction == DMA_DEV_TO_MEM) {
desc->dmamode = DMA_MODE_READ;
desc->src = imxdmac->per_address;
} else {
desc->dmamode = DMA_MODE_WRITE;
desc->dest = imxdmac->per_address;
}
desc->desc.callback = NULL;
desc->desc.callback_param = NULL;
return &imxdmac->desc; return &desc->desc;
} }
static struct dma_async_tx_descriptor *imxdma_prep_dma_cyclic( static struct dma_async_tx_descriptor *imxdma_prep_dma_cyclic(
...@@ -273,23 +434,18 @@ static struct dma_async_tx_descriptor *imxdma_prep_dma_cyclic( ...@@ -273,23 +434,18 @@ static struct dma_async_tx_descriptor *imxdma_prep_dma_cyclic(
{ {
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
struct imxdma_engine *imxdma = imxdmac->imxdma; struct imxdma_engine *imxdma = imxdmac->imxdma;
int i, ret; struct imxdma_desc *desc;
int i;
unsigned int periods = buf_len / period_len; unsigned int periods = buf_len / period_len;
unsigned int dmamode;
dev_dbg(imxdma->dev, "%s channel: %d buf_len=%d period_len=%d\n", dev_dbg(imxdma->dev, "%s channel: %d buf_len=%d period_len=%d\n",
__func__, imxdmac->channel, buf_len, period_len); __func__, imxdmac->channel, buf_len, period_len);
if (imxdmac->status == DMA_IN_PROGRESS) if (list_empty(&imxdmac->ld_free) ||
imxdma_chan_is_doing_cyclic(imxdmac))
return NULL; return NULL;
imxdmac->status = DMA_IN_PROGRESS;
ret = imx_dma_setup_progression_handler(imxdmac->imxdma_channel, desc = list_first_entry(&imxdmac->ld_free, struct imxdma_desc, node);
imxdma_progression);
if (ret) {
dev_err(imxdma->dev, "Failed to setup the DMA handler\n");
return NULL;
}
if (imxdmac->sg_list) if (imxdmac->sg_list)
kfree(imxdmac->sg_list); kfree(imxdmac->sg_list);
...@@ -315,17 +471,21 @@ static struct dma_async_tx_descriptor *imxdma_prep_dma_cyclic( ...@@ -315,17 +471,21 @@ static struct dma_async_tx_descriptor *imxdma_prep_dma_cyclic(
imxdmac->sg_list[periods].page_link = imxdmac->sg_list[periods].page_link =
((unsigned long)imxdmac->sg_list | 0x01) & ~0x02; ((unsigned long)imxdmac->sg_list | 0x01) & ~0x02;
if (direction == DMA_DEV_TO_MEM) desc->type = IMXDMA_DESC_CYCLIC;
dmamode = DMA_MODE_READ; desc->sg = imxdmac->sg_list;
else desc->sgcount = periods;
dmamode = DMA_MODE_WRITE; desc->len = IMX_DMA_LENGTH_LOOP;
if (direction == DMA_DEV_TO_MEM) {
ret = imx_dma_setup_sg(imxdmac->imxdma_channel, imxdmac->sg_list, periods, desc->dmamode = DMA_MODE_READ;
IMX_DMA_LENGTH_LOOP, imxdmac->per_address, dmamode); desc->src = imxdmac->per_address;
if (ret) } else {
return NULL; desc->dmamode = DMA_MODE_WRITE;
desc->dest = imxdmac->per_address;
}
desc->desc.callback = NULL;
desc->desc.callback_param = NULL;
return &imxdmac->desc; return &desc->desc;
} }
static struct dma_async_tx_descriptor *imxdma_prep_dma_memcpy( static struct dma_async_tx_descriptor *imxdma_prep_dma_memcpy(
...@@ -334,36 +494,53 @@ static struct dma_async_tx_descriptor *imxdma_prep_dma_memcpy( ...@@ -334,36 +494,53 @@ static struct dma_async_tx_descriptor *imxdma_prep_dma_memcpy(
{ {
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
struct imxdma_engine *imxdma = imxdmac->imxdma; struct imxdma_engine *imxdma = imxdmac->imxdma;
int ret; struct imxdma_desc *desc;
dev_dbg(imxdma->dev, "%s channel: %d src=0x%x dst=0x%x len=%d\n", dev_dbg(imxdma->dev, "%s channel: %d src=0x%x dst=0x%x len=%d\n",
__func__, imxdmac->channel, src, dest, len); __func__, imxdmac->channel, src, dest, len);
if (imxdmac->status == DMA_IN_PROGRESS) if (list_empty(&imxdmac->ld_free) ||
imxdma_chan_is_doing_cyclic(imxdmac))
return NULL; return NULL;
imxdmac->status = DMA_IN_PROGRESS;
ret = imx_dma_config_channel(imxdmac->imxdma_channel, desc = list_first_entry(&imxdmac->ld_free, struct imxdma_desc, node);
IMX_DMA_MEMSIZE_32 | IMX_DMA_TYPE_LINEAR,
IMX_DMA_MEMSIZE_32 | IMX_DMA_TYPE_LINEAR,
0, 0);
if (ret)
return NULL;
ret = imx_dma_setup_single(imxdmac->imxdma_channel, src, len, desc->type = IMXDMA_DESC_MEMCPY;
dest, DMA_MODE_WRITE); desc->src = src;
if (ret) desc->dest = dest;
return NULL; desc->len = len;
desc->dmamode = DMA_MODE_WRITE;
desc->config_port = IMX_DMA_MEMSIZE_32 | IMX_DMA_TYPE_LINEAR;
desc->config_mem = IMX_DMA_MEMSIZE_32 | IMX_DMA_TYPE_LINEAR;
desc->desc.callback = NULL;
desc->desc.callback_param = NULL;
return &imxdmac->desc; return &desc->desc;
} }
static void imxdma_issue_pending(struct dma_chan *chan) static void imxdma_issue_pending(struct dma_chan *chan)
{ {
struct imxdma_channel *imxdmac = to_imxdma_chan(chan); struct imxdma_channel *imxdmac = to_imxdma_chan(chan);
struct imxdma_engine *imxdma = imxdmac->imxdma;
if (imxdmac->status == DMA_IN_PROGRESS) struct imxdma_desc *desc;
imx_dma_enable(imxdmac->imxdma_channel); unsigned long flags;
spin_lock_irqsave(&imxdmac->lock, flags);
if (list_empty(&imxdmac->ld_active) &&
!list_empty(&imxdmac->ld_queue)) {
desc = list_first_entry(&imxdmac->ld_queue,
struct imxdma_desc, node);
if (imxdma_xfer_desc(desc) < 0) {
dev_warn(imxdma->dev,
"%s: channel: %d couldn't issue DMA xfer\n",
__func__, imxdmac->channel);
} else {
list_move_tail(imxdmac->ld_queue.next,
&imxdmac->ld_active);
}
}
spin_unlock_irqrestore(&imxdmac->lock, flags);
} }
static int __init imxdma_probe(struct platform_device *pdev) static int __init imxdma_probe(struct platform_device *pdev)
...@@ -398,11 +575,18 @@ static int __init imxdma_probe(struct platform_device *pdev) ...@@ -398,11 +575,18 @@ static int __init imxdma_probe(struct platform_device *pdev)
imxdmac->imxdma = imxdma; imxdmac->imxdma = imxdma;
spin_lock_init(&imxdmac->lock); spin_lock_init(&imxdmac->lock);
INIT_LIST_HEAD(&imxdmac->ld_queue);
INIT_LIST_HEAD(&imxdmac->ld_free);
INIT_LIST_HEAD(&imxdmac->ld_active);
tasklet_init(&imxdmac->dma_tasklet, imxdma_tasklet,
(unsigned long)imxdmac);
imxdmac->chan.device = &imxdma->dma_device; imxdmac->chan.device = &imxdma->dma_device;
imxdmac->channel = i; imxdmac->channel = i;
/* Add the channel to the DMAC list */ /* Add the channel to the DMAC list */
list_add_tail(&imxdmac->chan.device_node, &imxdma->dma_device.channels); list_add_tail(&imxdmac->chan.device_node,
&imxdma->dma_device.channels);
} }
imxdma->dev = &pdev->dev; imxdma->dev = &pdev->dev;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment