Skip to content

L
linux
Commit b16d2393 authored by Steve Twiss's avatar Steve Twiss Committed by Lee Jones
Browse files
Options

mfd: da9062: Use core helper regmap_reg_range macros 

Replace multi-line entries in the regmap_range arrays with single
line macros: regmap_reg_range(). This will leave the static structure
array entries for regmap_range unaltered. It will significantly reduce
the line count in the DA9062/61 core file.
Signed-off-by: default avatarSteve Twiss <stwiss.opensource@diasemi.com>
Signed-off-by: default avatarLee Jones <lee.jones@linaro.org>
parent c1860466
Show whitespace changes
Inline Side-by-side
Showing with 114 additions and 348 deletions
drivers/mfd/da9062-core.c
View file @ b16d2393
...@@ -365,186 +365,69 @@ static int da9062_get_device_type(struct da9062 *chip) ...@@ -365,186 +365,69 @@ static int da9062_get_device_type(struct da9062 *chip)
} }
static const struct regmap_range da9061_aa_readable_ranges[] = { static const struct regmap_range da9061_aa_readable_ranges[] = {
{ regmap_reg_range(DA9062AA_PAGE_CON, DA9062AA_STATUS_B),
.range_min = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_STATUS_D, DA9062AA_EVENT_C),
.range_max = DA9062AA_STATUS_B, regmap_reg_range(DA9062AA_IRQ_MASK_A, DA9062AA_IRQ_MASK_C),
}, { regmap_reg_range(DA9062AA_CONTROL_A, DA9062AA_GPIO_4),
.range_min = DA9062AA_STATUS_D, regmap_reg_range(DA9062AA_GPIO_WKUP_MODE, DA9062AA_GPIO_OUT3_4),
.range_max = DA9062AA_EVENT_C, regmap_reg_range(DA9062AA_BUCK1_CONT, DA9062AA_BUCK4_CONT),
}, { regmap_reg_range(DA9062AA_BUCK3_CONT, DA9062AA_BUCK3_CONT),
.range_min = DA9062AA_IRQ_MASK_A, regmap_reg_range(DA9062AA_LDO1_CONT, DA9062AA_LDO4_CONT),
.range_max = DA9062AA_IRQ_MASK_C, regmap_reg_range(DA9062AA_DVC_1, DA9062AA_DVC_1),
}, { regmap_reg_range(DA9062AA_SEQ, DA9062AA_ID_4_3),
.range_min = DA9062AA_CONTROL_A, regmap_reg_range(DA9062AA_ID_12_11, DA9062AA_ID_16_15),
.range_max = DA9062AA_GPIO_4, regmap_reg_range(DA9062AA_ID_22_21, DA9062AA_ID_32_31),
}, { regmap_reg_range(DA9062AA_SEQ_A, DA9062AA_WAIT),
.range_min = DA9062AA_GPIO_WKUP_MODE, regmap_reg_range(DA9062AA_RESET, DA9062AA_BUCK_ILIM_C),
.range_max = DA9062AA_GPIO_OUT3_4, regmap_reg_range(DA9062AA_BUCK1_CFG, DA9062AA_BUCK3_CFG),
}, { regmap_reg_range(DA9062AA_VBUCK1_A, DA9062AA_VBUCK4_A),
.range_min = DA9062AA_BUCK1_CONT, regmap_reg_range(DA9062AA_VBUCK3_A, DA9062AA_VBUCK3_A),
.range_max = DA9062AA_BUCK4_CONT, regmap_reg_range(DA9062AA_VLDO1_A, DA9062AA_VLDO4_A),
}, { regmap_reg_range(DA9062AA_VBUCK1_B, DA9062AA_VBUCK4_B),
.range_min = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VBUCK3_B, DA9062AA_VBUCK3_B),
.range_max = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VLDO1_B, DA9062AA_VLDO4_B),
}, { regmap_reg_range(DA9062AA_INTERFACE, DA9062AA_CONFIG_E),
.range_min = DA9062AA_LDO1_CONT, regmap_reg_range(DA9062AA_CONFIG_G, DA9062AA_CONFIG_K),
.range_max = DA9062AA_LDO4_CONT, regmap_reg_range(DA9062AA_CONFIG_M, DA9062AA_CONFIG_M),
}, { regmap_reg_range(DA9062AA_GP_ID_0, DA9062AA_GP_ID_19),
.range_min = DA9062AA_DVC_1, regmap_reg_range(DA9062AA_DEVICE_ID, DA9062AA_CONFIG_ID),
.range_max = DA9062AA_DVC_1,
}, {
.range_min = DA9062AA_SEQ,
.range_max = DA9062AA_ID_4_3,
}, {
.range_min = DA9062AA_ID_12_11,
.range_max = DA9062AA_ID_16_15,
}, {
.range_min = DA9062AA_ID_22_21,
.range_max = DA9062AA_ID_32_31,
}, {
.range_min = DA9062AA_SEQ_A,
.range_max = DA9062AA_WAIT,
}, {
.range_min = DA9062AA_RESET,
.range_max = DA9062AA_BUCK_ILIM_C,
}, {
.range_min = DA9062AA_BUCK1_CFG,
.range_max = DA9062AA_BUCK3_CFG,
}, {
.range_min = DA9062AA_VBUCK1_A,
.range_max = DA9062AA_VBUCK4_A,
}, {
.range_min = DA9062AA_VBUCK3_A,
.range_max = DA9062AA_VBUCK3_A,
}, {
.range_min = DA9062AA_VLDO1_A,
.range_max = DA9062AA_VLDO4_A,
}, {
.range_min = DA9062AA_VBUCK1_B,
.range_max = DA9062AA_VBUCK4_B,
}, {
.range_min = DA9062AA_VBUCK3_B,
.range_max = DA9062AA_VBUCK3_B,
}, {
.range_min = DA9062AA_VLDO1_B,
.range_max = DA9062AA_VLDO4_B,
}, {
.range_min = DA9062AA_INTERFACE,
.range_max = DA9062AA_CONFIG_E,
}, {
.range_min = DA9062AA_CONFIG_G,
.range_max = DA9062AA_CONFIG_K,
}, {
.range_min = DA9062AA_CONFIG_M,
.range_max = DA9062AA_CONFIG_M,
}, {
.range_min = DA9062AA_GP_ID_0,
.range_max = DA9062AA_GP_ID_19,
}, {
.range_min = DA9062AA_DEVICE_ID,
.range_max = DA9062AA_CONFIG_ID,
},
}; };
static const struct regmap_range da9061_aa_writeable_ranges[] = { static const struct regmap_range da9061_aa_writeable_ranges[] = {
{ regmap_reg_range(DA9062AA_PAGE_CON, DA9062AA_PAGE_CON),
.range_min = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_FAULT_LOG, DA9062AA_EVENT_C),
.range_max = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_IRQ_MASK_A, DA9062AA_IRQ_MASK_C),
}, { regmap_reg_range(DA9062AA_CONTROL_A, DA9062AA_GPIO_4),
.range_min = DA9062AA_FAULT_LOG, regmap_reg_range(DA9062AA_GPIO_WKUP_MODE, DA9062AA_GPIO_OUT3_4),
.range_max = DA9062AA_EVENT_C, regmap_reg_range(DA9062AA_BUCK1_CONT, DA9062AA_BUCK4_CONT),
}, { regmap_reg_range(DA9062AA_BUCK3_CONT, DA9062AA_BUCK3_CONT),
.range_min = DA9062AA_IRQ_MASK_A, regmap_reg_range(DA9062AA_LDO1_CONT, DA9062AA_LDO4_CONT),
.range_max = DA9062AA_IRQ_MASK_C, regmap_reg_range(DA9062AA_DVC_1, DA9062AA_DVC_1),
}, { regmap_reg_range(DA9062AA_SEQ, DA9062AA_ID_4_3),
.range_min = DA9062AA_CONTROL_A, regmap_reg_range(DA9062AA_ID_12_11, DA9062AA_ID_16_15),
.range_max = DA9062AA_GPIO_4, regmap_reg_range(DA9062AA_ID_22_21, DA9062AA_ID_32_31),
}, { regmap_reg_range(DA9062AA_SEQ_A, DA9062AA_WAIT),
.range_min = DA9062AA_GPIO_WKUP_MODE, regmap_reg_range(DA9062AA_RESET, DA9062AA_BUCK_ILIM_C),
.range_max = DA9062AA_GPIO_OUT3_4, regmap_reg_range(DA9062AA_BUCK1_CFG, DA9062AA_BUCK3_CFG),
}, { regmap_reg_range(DA9062AA_VBUCK1_A, DA9062AA_VBUCK4_A),
.range_min = DA9062AA_BUCK1_CONT, regmap_reg_range(DA9062AA_VBUCK3_A, DA9062AA_VBUCK3_A),
.range_max = DA9062AA_BUCK4_CONT, regmap_reg_range(DA9062AA_VLDO1_A, DA9062AA_VLDO4_A),
}, { regmap_reg_range(DA9062AA_VBUCK1_B, DA9062AA_VBUCK4_B),
.range_min = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VBUCK3_B, DA9062AA_VBUCK3_B),
.range_max = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VLDO1_B, DA9062AA_VLDO4_B),
}, { regmap_reg_range(DA9062AA_GP_ID_0, DA9062AA_GP_ID_19),
.range_min = DA9062AA_LDO1_CONT,
.range_max = DA9062AA_LDO4_CONT,
}, {
.range_min = DA9062AA_DVC_1,
.range_max = DA9062AA_DVC_1,
}, {
.range_min = DA9062AA_SEQ,
.range_max = DA9062AA_ID_4_3,
}, {
.range_min = DA9062AA_ID_12_11,
.range_max = DA9062AA_ID_16_15,
}, {
.range_min = DA9062AA_ID_22_21,
.range_max = DA9062AA_ID_32_31,
}, {
.range_min = DA9062AA_SEQ_A,
.range_max = DA9062AA_WAIT,
}, {
.range_min = DA9062AA_RESET,
.range_max = DA9062AA_BUCK_ILIM_C,
}, {
.range_min = DA9062AA_BUCK1_CFG,
.range_max = DA9062AA_BUCK3_CFG,
}, {
.range_min = DA9062AA_VBUCK1_A,
.range_max = DA9062AA_VBUCK4_A,
}, {
.range_min = DA9062AA_VBUCK3_A,
.range_max = DA9062AA_VBUCK3_A,
}, {
.range_min = DA9062AA_VLDO1_A,
.range_max = DA9062AA_VLDO4_A,
}, {
.range_min = DA9062AA_VBUCK1_B,
.range_max = DA9062AA_VBUCK4_B,
}, {
.range_min = DA9062AA_VBUCK3_B,
.range_max = DA9062AA_VBUCK3_B,
}, {
.range_min = DA9062AA_VLDO1_B,
.range_max = DA9062AA_VLDO4_B,
}, {
.range_min = DA9062AA_GP_ID_0,
.range_max = DA9062AA_GP_ID_19,
},
}; };
static const struct regmap_range da9061_aa_volatile_ranges[] = { static const struct regmap_range da9061_aa_volatile_ranges[] = {
{ regmap_reg_range(DA9062AA_PAGE_CON, DA9062AA_STATUS_B),
.range_min = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_STATUS_D, DA9062AA_EVENT_C),
.range_max = DA9062AA_STATUS_B, regmap_reg_range(DA9062AA_CONTROL_A, DA9062AA_CONTROL_B),
}, { regmap_reg_range(DA9062AA_CONTROL_E, DA9062AA_CONTROL_F),
.range_min = DA9062AA_STATUS_D, regmap_reg_range(DA9062AA_BUCK1_CONT, DA9062AA_BUCK4_CONT),
.range_max = DA9062AA_EVENT_C, regmap_reg_range(DA9062AA_BUCK3_CONT, DA9062AA_BUCK3_CONT),
}, { regmap_reg_range(DA9062AA_LDO1_CONT, DA9062AA_LDO4_CONT),
.range_min = DA9062AA_CONTROL_A, regmap_reg_range(DA9062AA_DVC_1, DA9062AA_DVC_1),
.range_max = DA9062AA_CONTROL_B, regmap_reg_range(DA9062AA_SEQ, DA9062AA_SEQ),
}, {
.range_min = DA9062AA_CONTROL_E,
.range_max = DA9062AA_CONTROL_F,
}, {
.range_min = DA9062AA_BUCK1_CONT,
.range_max = DA9062AA_BUCK4_CONT,
}, {
.range_min = DA9062AA_BUCK3_CONT,
.range_max = DA9062AA_BUCK3_CONT,
}, {
.range_min = DA9062AA_LDO1_CONT,
.range_max = DA9062AA_LDO4_CONT,
}, {
.range_min = DA9062AA_DVC_1,
.range_max = DA9062AA_DVC_1,
}, {
.range_min = DA9062AA_SEQ,
.range_max = DA9062AA_SEQ,
},
}; };
static const struct regmap_access_table da9061_aa_readable_table = { static const struct regmap_access_table da9061_aa_readable_table = {
...@@ -587,186 +470,69 @@ static struct regmap_config da9061_regmap_config = { ...@@ -587,186 +470,69 @@ static struct regmap_config da9061_regmap_config = {
}; };
static const struct regmap_range da9062_aa_readable_ranges[] = { static const struct regmap_range da9062_aa_readable_ranges[] = {
{ regmap_reg_range(DA9062AA_PAGE_CON, DA9062AA_STATUS_B),
.range_min = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_STATUS_D, DA9062AA_EVENT_C),
.range_max = DA9062AA_STATUS_B, regmap_reg_range(DA9062AA_IRQ_MASK_A, DA9062AA_IRQ_MASK_C),
}, { regmap_reg_range(DA9062AA_CONTROL_A, DA9062AA_GPIO_4),
.range_min = DA9062AA_STATUS_D, regmap_reg_range(DA9062AA_GPIO_WKUP_MODE, DA9062AA_BUCK4_CONT),
.range_max = DA9062AA_EVENT_C, regmap_reg_range(DA9062AA_BUCK3_CONT, DA9062AA_BUCK3_CONT),
}, { regmap_reg_range(DA9062AA_LDO1_CONT, DA9062AA_LDO4_CONT),
.range_min = DA9062AA_IRQ_MASK_A, regmap_reg_range(DA9062AA_DVC_1, DA9062AA_DVC_1),
.range_max = DA9062AA_IRQ_MASK_C, regmap_reg_range(DA9062AA_COUNT_S, DA9062AA_SECOND_D),
}, { regmap_reg_range(DA9062AA_SEQ, DA9062AA_ID_4_3),
.range_min = DA9062AA_CONTROL_A, regmap_reg_range(DA9062AA_ID_12_11, DA9062AA_ID_16_15),
.range_max = DA9062AA_GPIO_4, regmap_reg_range(DA9062AA_ID_22_21, DA9062AA_ID_32_31),
}, { regmap_reg_range(DA9062AA_SEQ_A, DA9062AA_BUCK3_CFG),
.range_min = DA9062AA_GPIO_WKUP_MODE, regmap_reg_range(DA9062AA_VBUCK2_A, DA9062AA_VBUCK4_A),
.range_max = DA9062AA_BUCK4_CONT, regmap_reg_range(DA9062AA_VBUCK3_A, DA9062AA_VBUCK3_A),
}, { regmap_reg_range(DA9062AA_VLDO1_A, DA9062AA_VLDO4_A),
.range_min = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VBUCK2_B, DA9062AA_VBUCK4_B),
.range_max = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VBUCK3_B, DA9062AA_VBUCK3_B),
}, { regmap_reg_range(DA9062AA_VLDO1_B, DA9062AA_VLDO4_B),
.range_min = DA9062AA_LDO1_CONT, regmap_reg_range(DA9062AA_BBAT_CONT, DA9062AA_BBAT_CONT),
.range_max = DA9062AA_LDO4_CONT, regmap_reg_range(DA9062AA_INTERFACE, DA9062AA_CONFIG_E),
}, { regmap_reg_range(DA9062AA_CONFIG_G, DA9062AA_CONFIG_K),
.range_min = DA9062AA_DVC_1, regmap_reg_range(DA9062AA_CONFIG_M, DA9062AA_CONFIG_M),
.range_max = DA9062AA_DVC_1, regmap_reg_range(DA9062AA_TRIM_CLDR, DA9062AA_GP_ID_19),
}, { regmap_reg_range(DA9062AA_DEVICE_ID, DA9062AA_CONFIG_ID),
.range_min = DA9062AA_COUNT_S,
.range_max = DA9062AA_SECOND_D,
}, {
.range_min = DA9062AA_SEQ,
.range_max = DA9062AA_ID_4_3,
}, {
.range_min = DA9062AA_ID_12_11,
.range_max = DA9062AA_ID_16_15,
}, {
.range_min = DA9062AA_ID_22_21,
.range_max = DA9062AA_ID_32_31,
}, {
.range_min = DA9062AA_SEQ_A,
.range_max = DA9062AA_BUCK3_CFG,
}, {
.range_min = DA9062AA_VBUCK2_A,
.range_max = DA9062AA_VBUCK4_A,
}, {
.range_min = DA9062AA_VBUCK3_A,
.range_max = DA9062AA_VBUCK3_A,
}, {
.range_min = DA9062AA_VLDO1_A,
.range_max = DA9062AA_VLDO4_A,
}, {
.range_min = DA9062AA_VBUCK2_B,
.range_max = DA9062AA_VBUCK4_B,
}, {
.range_min = DA9062AA_VBUCK3_B,
.range_max = DA9062AA_VBUCK3_B,
}, {
.range_min = DA9062AA_VLDO1_B,
.range_max = DA9062AA_VLDO4_B,
}, {
.range_min = DA9062AA_BBAT_CONT,
.range_max = DA9062AA_BBAT_CONT,
}, {
.range_min = DA9062AA_INTERFACE,
.range_max = DA9062AA_CONFIG_E,
}, {
.range_min = DA9062AA_CONFIG_G,
.range_max = DA9062AA_CONFIG_K,
}, {
.range_min = DA9062AA_CONFIG_M,
.range_max = DA9062AA_CONFIG_M,
}, {
.range_min = DA9062AA_TRIM_CLDR,
.range_max = DA9062AA_GP_ID_19,
}, {
.range_min = DA9062AA_DEVICE_ID,
.range_max = DA9062AA_CONFIG_ID,
},
}; };
static const struct regmap_range da9062_aa_writeable_ranges[] = { static const struct regmap_range da9062_aa_writeable_ranges[] = {
{ regmap_reg_range(DA9062AA_PAGE_CON, DA9062AA_PAGE_CON),
.range_min = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_FAULT_LOG, DA9062AA_EVENT_C),
.range_max = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_IRQ_MASK_A, DA9062AA_IRQ_MASK_C),
}, { regmap_reg_range(DA9062AA_CONTROL_A, DA9062AA_GPIO_4),
.range_min = DA9062AA_FAULT_LOG, regmap_reg_range(DA9062AA_GPIO_WKUP_MODE, DA9062AA_BUCK4_CONT),
.range_max = DA9062AA_EVENT_C, regmap_reg_range(DA9062AA_BUCK3_CONT, DA9062AA_BUCK3_CONT),
}, { regmap_reg_range(DA9062AA_LDO1_CONT, DA9062AA_LDO4_CONT),
.range_min = DA9062AA_IRQ_MASK_A, regmap_reg_range(DA9062AA_DVC_1, DA9062AA_DVC_1),
.range_max = DA9062AA_IRQ_MASK_C, regmap_reg_range(DA9062AA_COUNT_S, DA9062AA_ALARM_Y),
}, { regmap_reg_range(DA9062AA_SEQ, DA9062AA_ID_4_3),
.range_min = DA9062AA_CONTROL_A, regmap_reg_range(DA9062AA_ID_12_11, DA9062AA_ID_16_15),
.range_max = DA9062AA_GPIO_4, regmap_reg_range(DA9062AA_ID_22_21, DA9062AA_ID_32_31),
}, { regmap_reg_range(DA9062AA_SEQ_A, DA9062AA_BUCK3_CFG),
.range_min = DA9062AA_GPIO_WKUP_MODE, regmap_reg_range(DA9062AA_VBUCK2_A, DA9062AA_VBUCK4_A),
.range_max = DA9062AA_BUCK4_CONT, regmap_reg_range(DA9062AA_VBUCK3_A, DA9062AA_VBUCK3_A),
}, { regmap_reg_range(DA9062AA_VLDO1_A, DA9062AA_VLDO4_A),
.range_min = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VBUCK2_B, DA9062AA_VBUCK4_B),
.range_max = DA9062AA_BUCK3_CONT, regmap_reg_range(DA9062AA_VBUCK3_B, DA9062AA_VBUCK3_B),
}, { regmap_reg_range(DA9062AA_VLDO1_B, DA9062AA_VLDO4_B),
.range_min = DA9062AA_LDO1_CONT, regmap_reg_range(DA9062AA_BBAT_CONT, DA9062AA_BBAT_CONT),
.range_max = DA9062AA_LDO4_CONT, regmap_reg_range(DA9062AA_GP_ID_0, DA9062AA_GP_ID_19),
}, {
.range_min = DA9062AA_DVC_1,
.range_max = DA9062AA_DVC_1,
}, {
.range_min = DA9062AA_COUNT_S,
.range_max = DA9062AA_ALARM_Y,
}, {
.range_min = DA9062AA_SEQ,
.range_max = DA9062AA_ID_4_3,
}, {
.range_min = DA9062AA_ID_12_11,
.range_max = DA9062AA_ID_16_15,
}, {
.range_min = DA9062AA_ID_22_21,
.range_max = DA9062AA_ID_32_31,
}, {
.range_min = DA9062AA_SEQ_A,
.range_max = DA9062AA_BUCK3_CFG,
}, {
.range_min = DA9062AA_VBUCK2_A,
.range_max = DA9062AA_VBUCK4_A,
}, {
.range_min = DA9062AA_VBUCK3_A,
.range_max = DA9062AA_VBUCK3_A,
}, {
.range_min = DA9062AA_VLDO1_A,
.range_max = DA9062AA_VLDO4_A,
}, {
.range_min = DA9062AA_VBUCK2_B,
.range_max = DA9062AA_VBUCK4_B,
}, {
.range_min = DA9062AA_VBUCK3_B,
.range_max = DA9062AA_VBUCK3_B,
}, {
.range_min = DA9062AA_VLDO1_B,
.range_max = DA9062AA_VLDO4_B,
}, {
.range_min = DA9062AA_BBAT_CONT,
.range_max = DA9062AA_BBAT_CONT,
}, {
.range_min = DA9062AA_GP_ID_0,
.range_max = DA9062AA_GP_ID_19,
},
}; };
static const struct regmap_range da9062_aa_volatile_ranges[] = { static const struct regmap_range da9062_aa_volatile_ranges[] = {
{ regmap_reg_range(DA9062AA_PAGE_CON, DA9062AA_STATUS_B),
.range_min = DA9062AA_PAGE_CON, regmap_reg_range(DA9062AA_STATUS_D, DA9062AA_EVENT_C),
.range_max = DA9062AA_STATUS_B, regmap_reg_range(DA9062AA_CONTROL_A, DA9062AA_CONTROL_B),
}, { regmap_reg_range(DA9062AA_CONTROL_E, DA9062AA_CONTROL_F),
.range_min = DA9062AA_STATUS_D, regmap_reg_range(DA9062AA_BUCK2_CONT, DA9062AA_BUCK4_CONT),
.range_max = DA9062AA_EVENT_C, regmap_reg_range(DA9062AA_BUCK3_CONT, DA9062AA_BUCK3_CONT),
}, { regmap_reg_range(DA9062AA_LDO1_CONT, DA9062AA_LDO4_CONT),
.range_min = DA9062AA_CONTROL_A, regmap_reg_range(DA9062AA_DVC_1, DA9062AA_DVC_1),
.range_max = DA9062AA_CONTROL_B, regmap_reg_range(DA9062AA_COUNT_S, DA9062AA_SECOND_D),
}, { regmap_reg_range(DA9062AA_SEQ, DA9062AA_SEQ),
.range_min = DA9062AA_CONTROL_E, regmap_reg_range(DA9062AA_EN_32K, DA9062AA_EN_32K),
.range_max = DA9062AA_CONTROL_F,
}, {
.range_min = DA9062AA_BUCK2_CONT,
.range_max = DA9062AA_BUCK4_CONT,
}, {
.range_min = DA9062AA_BUCK3_CONT,
.range_max = DA9062AA_BUCK3_CONT,
}, {
.range_min = DA9062AA_LDO1_CONT,
.range_max = DA9062AA_LDO4_CONT,
}, {
.range_min = DA9062AA_DVC_1,
.range_max = DA9062AA_DVC_1,
}, {
.range_min = DA9062AA_COUNT_S,
.range_max = DA9062AA_SECOND_D,
}, {
.range_min = DA9062AA_SEQ,
.range_max = DA9062AA_SEQ,
}, {
.range_min = DA9062AA_EN_32K,
.range_max = DA9062AA_EN_32K,
},
}; };
static const struct regmap_access_table da9062_aa_readable_table = { static const struct regmap_access_table da9062_aa_readable_table = {
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7