Commit e5042d0b authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman

ARM: dts: sh73a0: Add clocks for CA9 CPU cores

Improve hardware description by adding clocks properties to the device
nodes corresponding to the CA9 CPU cores.
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 5614e692
...@@ -27,6 +27,7 @@ cpu@0 { ...@@ -27,6 +27,7 @@ cpu@0 {
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <0>; reg = <0>;
clock-frequency = <1196000000>; clock-frequency = <1196000000>;
clocks = <&cpg_clocks SH73A0_CLK_Z>;
power-domains = <&pd_a2sl>; power-domains = <&pd_a2sl>;
next-level-cache = <&L2>; next-level-cache = <&L2>;
}; };
...@@ -35,6 +36,7 @@ cpu@1 { ...@@ -35,6 +36,7 @@ cpu@1 {
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
reg = <1>; reg = <1>;
clock-frequency = <1196000000>; clock-frequency = <1196000000>;
clocks = <&cpg_clocks SH73A0_CLK_Z>;
power-domains = <&pd_a2sl>; power-domains = <&pd_a2sl>;
next-level-cache = <&L2>; next-level-cache = <&L2>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment