1. 27 Apr, 2011 1 commit
  2. 26 Apr, 2011 5 commits
  3. 20 Apr, 2011 4 commits
    • Avinash.H.M's avatar
      OMAP2/3: hwmod: fix gpio-reset timeouts seen during bootup. · f95440ca
      Avinash.H.M authored
      GPIO module expects the debounce clocks to be enabled during reset. It doesn't
      reset properly and timeouts are seen, if this clock isn't enabled during
      reset. Add the HWMOD_CONTROL_OPT_CLKS_IN_RESET flags to the GPIO HWMODs, with
      which the debounce clocks are enabled during reset.
      
      Cc: Rajendra Nayak <rnayak@ti.com>
      Cc: Paul Walmsley <paul@pwsan.com>
      Cc: Benoit Cousson <b-cousson@ti.com>
      Cc: Kevin Hilman <khilman@ti.com>
      Signed-off-by: default avatarAvinash.H.M <avinashhm@ti.com>
      Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
      f95440ca
    • Eduardo Valentin's avatar
      OMAP3: PM: Do not rely on ROM code to restore CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL · a8ae645c
      Eduardo Valentin authored
      As per OMAP3 erratum (i671), ROM code adds extra latencies while
      restoring CM_AUTOIDLE_PLL register, if AUTO_PERIPH_DPLL is equal to 1.
      
      This patch stores 0's in scratchpad content area corresponding to
      AUTO_PERIPH_DPLL, to prevent ROM code to try to lock per DPLL, since
      it won't respect proper programing scheme.
      
      This register is then stored in prcm context. The saving and restore
      is now done by kernel side.
      
      Here follow the erratum description
      
      DESCRIPTION
      
      After OFF mode transition, among many restorations, the ROM Code restores the
      CM_AUTOIDLE_PLL register, and after that, it tries to relock the PER DPLL.
      
      In case the restoration data stored in scratchpad memory contains a field
      CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL = 1, then the way the ROM Code restores and
      locks the PER DPLL does not respect the PER DPLL programming scheme.
      
      In that case, the DPLL might not lock. Meanwhile, when trying to lock the PER
      DPLL, the ROM Code does not hang. Only extra latencies are introduced at
      wake-up.
      
      WORKAROUND
      
      When saving the context-restore structure in scratchpad memory, in order to
      respect the PER DPLL programming scheme, it is advised to store 0 in the
      CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL field of the saved structure.
      
      After wake-up, the application should store in CM_AUTOIDLE_PLL register the
      right desired value.
      Signed-off-by: default avatarEduardo Valentin <eduardo.valentin@ti.com>
      Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
      a8ae645c
    • Eduardo Valentin's avatar
      OMAP2+: PM: Fix the saving of CM_AUTOIDLE_PLL register on scratchpad area · 8bc2e98b
      Eduardo Valentin authored
      The saving of CCR.CM_AUTOIDLE_PLL is done in scratchpad area.
      
      However, in current code, the saving is done for CM_AUTOIDLE2_PLL
      (offset 0x34) instead of CM_AUTOIDLE_PLL (offset 0x30).
      
      This patch changes the code to save the correct register.
      Signed-off-by: default avatarEduardo Valentin <eduardo.valentin@ti.com>
      Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
      8bc2e98b
    • Tomi Valkeinen's avatar
      OMAP4: clock data: Change DSS clock aliases · 2df122f5
      Tomi Valkeinen authored
      DSS driver has used fck and ick clocks on OMAP2/3 to get DSS HW up and
      running, and also to get the pixel clock's source clock rate from the
      fck.
      
      On OMAP4 the clock data is set up in a different way, as there's no ick,
      dss_fck points to a fake clock which just affects DSS's MODULEMODE, and
      dss_dss_clk if the DSS_FCK.
      
      >From DSS driver's point of view the dss_fck sounds like an ick, and
      dss_dss_clk is the fck. While this is not entirely correct from HW point
      of view, especially for the ick, configuring the clock aliases that way
      makes DSS "just work" with OMAP4's clock setup.
      
      In the (hopefully near) future DSS driver will be reworked to use
      pm_runtime support which should clean up the clock code.
      Signed-off-by: default avatarTomi Valkeinen <tomi.valkeinen@ti.com>
      Cc: Benoît Cousson <b-cousson@ti.com>
      Signed-off-by: default avatarPaul Walmsley <paul@pwsan.com>
      2df122f5
  4. 19 Apr, 2011 2 commits
  5. 18 Apr, 2011 28 commits