Commit 1926bd6b authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman

ARM: dts: r9a06g032: Use r9a06g032-sysctrl binding definitions

Replace the hardcoded clock indices by R9A06G032_CLK_* symbols.
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarPhil Edworthy <phil.edworthy@renesas.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent af69e340
...@@ -7,6 +7,7 @@ ...@@ -7,6 +7,7 @@
*/ */
#include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/r9a06g032-sysctrl.h>
/ { / {
compatible = "renesas,r9a06g032"; compatible = "renesas,r9a06g032";
...@@ -21,14 +22,14 @@ cpu@0 { ...@@ -21,14 +22,14 @@ cpu@0 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a7"; compatible = "arm,cortex-a7";
reg = <0>; reg = <0>;
clocks = <&sysctrl 84>; clocks = <&sysctrl R9A06G032_CLK_A7MP>;
}; };
cpu@1 { cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a7"; compatible = "arm,cortex-a7";
reg = <1>; reg = <1>;
clocks = <&sysctrl 84>; clocks = <&sysctrl R9A06G032_CLK_A7MP>;
enable-method = "renesas,r9a06g032-smp"; enable-method = "renesas,r9a06g032-smp";
cpu-release-addr = <0 0x4000c204>; cpu-release-addr = <0 0x4000c204>;
}; };
...@@ -82,7 +83,7 @@ uart0: serial@40060000 { ...@@ -82,7 +83,7 @@ uart0: serial@40060000 {
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>; reg-shift = <2>;
reg-io-width = <4>; reg-io-width = <4>;
clocks = <&sysctrl 146>; clocks = <&sysctrl R9A06G032_CLK_UART0>;
clock-names = "baudclk"; clock-names = "baudclk";
status = "disabled"; status = "disabled";
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment