Commit 1a73f047 authored by Ralf Baechle's avatar Ralf Baechle

MIPS: Alchemy: Remove time_lock.

The sole user is au1xxx_calc_clock() which is only used in early bootup
where the is no paralellism thus no race condition to protect against.
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
Cc: Manuel Lauss <manuel.lauss@googlemail.com>
parent 32baba2f
...@@ -40,8 +40,6 @@ ...@@ -40,8 +40,6 @@
static unsigned int au1x00_clock; /* Hz */ static unsigned int au1x00_clock; /* Hz */
static unsigned long uart_baud_base; static unsigned long uart_baud_base;
static DEFINE_SPINLOCK(time_lock);
/* /*
* Set the au1000_clock * Set the au1000_clock
*/ */
...@@ -84,9 +82,6 @@ void set_au1x00_uart_baud_base(unsigned long new_baud_base) ...@@ -84,9 +82,6 @@ void set_au1x00_uart_baud_base(unsigned long new_baud_base)
unsigned long au1xxx_calc_clock(void) unsigned long au1xxx_calc_clock(void)
{ {
unsigned long cpu_speed; unsigned long cpu_speed;
unsigned long flags;
spin_lock_irqsave(&time_lock, flags);
/* /*
* On early Au1000, sys_cpupll was write-only. Since these * On early Au1000, sys_cpupll was write-only. Since these
...@@ -108,8 +103,6 @@ unsigned long au1xxx_calc_clock(void) ...@@ -108,8 +103,6 @@ unsigned long au1xxx_calc_clock(void)
set_au1x00_uart_baud_base(cpu_speed / (2 * ((int)(au_readl(SYS_POWERCTRL) set_au1x00_uart_baud_base(cpu_speed / (2 * ((int)(au_readl(SYS_POWERCTRL)
& 0x03) + 2) * 16)); & 0x03) + 2) * 16));
spin_unlock_irqrestore(&time_lock, flags);
set_au1x00_speed(cpu_speed); set_au1x00_speed(cpu_speed);
return cpu_speed; return cpu_speed;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment