Commit 1b3f6d14 authored by Heiner Kallweit's avatar Heiner Kallweit Committed by Herbert Xu

ARM64: dts: meson-gx: add clock CLKID_RNG0 to hwrng node

Add clock CLKID_RNG0 to HW randon number generator node.
Signed-off-by: default avatarHeiner Kallweit <hkallweit1@gmail.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent e56e12ac
...@@ -380,7 +380,7 @@ periphs: periphs@c8834000 { ...@@ -380,7 +380,7 @@ periphs: periphs@c8834000 {
#size-cells = <2>; #size-cells = <2>;
ranges = <0x0 0x0 0x0 0xc8834000 0x0 0x2000>; ranges = <0x0 0x0 0x0 0xc8834000 0x0 0x2000>;
rng { hwrng: rng {
compatible = "amlogic,meson-rng"; compatible = "amlogic,meson-rng";
reg = <0x0 0x0 0x0 0x4>; reg = <0x0 0x0 0x0 0x4>;
}; };
......
...@@ -524,3 +524,8 @@ &sd_emmc_c { ...@@ -524,3 +524,8 @@ &sd_emmc_c {
&vpu { &vpu {
compatible = "amlogic,meson-gxbb-vpu", "amlogic,meson-gx-vpu"; compatible = "amlogic,meson-gxbb-vpu", "amlogic,meson-gx-vpu";
}; };
&hwrng {
clocks = <&clkc CLKID_RNG0>;
clock-names = "core";
};
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment