Commit 2752660a authored by Vladimir Barinov's avatar Vladimir Barinov Committed by Simon Horman

arm64: dts: renesas: ulcb: sound clock-frequency needs descending order

Correct order of sound clock frequencies for ULCB boards
used with r8a7795 and r8a7796 SoCs.

These sounds clock frequencies are used as the ADG clock (output clocks
for audio module) initial setting and sound codec's initial system clock
which needs the maximum clock frequency. Thus, descending order is
required.

Fixes: 9f22774c ("arm64: dts: ulcb: add 12288000 for sound ADG")
Signed-off-by: default avatarVladimir Barinov <vladimir.barinov+renesas@cogentembedded.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
[simon: rewrote changelog]
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 5e2feac3
......@@ -281,7 +281,7 @@ &rcar_sound {
/* audio_clkout0/1/2/3 */
#clock-cells = <1>;
clock-frequency = <11289600 12288000>;
clock-frequency = <12288000 11289600>;
status = "okay";
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment