Skip to content

L
linux
Commit 2e4df191 authored by Andrew Morton's avatar Andrew Morton Committed by Linus Torvalds
Browse files
Options

[PATCH] ppc32: PPC44x MMU update/fixes 

From: Matt Porter <mporter@kernel.crashing.org>

The following patch enhances and fixes a number of bugs in PPC44x MMU
handling.
parent 889043f6
Hide whitespace changes
Inline Side-by-side
Showing with 98 additions and 142 deletions
arch/ppc/kernel/head_44x.S
View file @ 2e4df191
...@@ -90,14 +90,9 @@ _GLOBAL(_start) ...@@ -90,14 +90,9 @@ _GLOBAL(_start)
* Invalidate all entries but the one we are using. * Invalidate all entries but the one we are using.
*/ */
/* Load our current PID->MMUCR TID and MSR IS->MMUCR STS */ /* Load our current PID->MMUCR TID and MSR IS->MMUCR STS */
mfspr r3,SPRN_MMUCR /* Get MMUCR */ mfspr r3,SPRN_PID /* Get PID */
lis r4,PPC44x_MMUCR_STS@h mfmsr r4 /* Get MSR */
ori r4,r4,PPC44x_MMUCR_TID@l /* Create mask */ andi. r4,r4,MSR_IS@l /* TS=1? */
andc r3,r3,r4 /* Clear out TID/STS bits */
mfspr r4,SPRN_PID /* Get PID */
or r3,r3,r4 /* Set TID bits */
mfmsr r5 /* Get MSR */
andi. r5,r5,MSR_IS@l /* TS=1? */
beq wmmucr /* If not, leave STS=0 */ beq wmmucr /* If not, leave STS=0 */
oris r3,r3,PPC44x_MMUCR_STS@h /* Set STS=1 */ oris r3,r3,PPC44x_MMUCR_STS@h /* Set STS=1 */
wmmucr: mtspr SPRN_MMUCR,r3 /* Put MMUCR */ wmmucr: mtspr SPRN_MMUCR,r3 /* Put MMUCR */
...@@ -117,7 +112,7 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -117,7 +112,7 @@ skpinv: addi r4,r4,1 /* Increment */
isync /* If so, context change */ isync /* If so, context change */
/* /*
* Configure and load pinned entries into TLB slots 62 and 63. * Configure and load pinned entry into TLB slot 63.
*/ */
lis r3,KERNELBASE@h /* Load the kernel virtual address */ lis r3,KERNELBASE@h /* Load the kernel virtual address */
...@@ -131,17 +126,14 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -131,17 +126,14 @@ skpinv: addi r4,r4,1 /* Increment */
mtspr SPRN_PID,r0 mtspr SPRN_PID,r0
sync sync
/* Load the kernel TID = 0 */ /* Initialize MMUCR */
mfspr r5,SPRN_MMUCR li r5,0
lis r6, PPC44x_MMUCR_TID@h
ori r6,r6,PPC44x_MMUCR_TID@l
andc r5,r5,r6
mtspr SPRN_MMUCR,r5 mtspr SPRN_MMUCR,r5
sync sync
/* pageid fields */ /* pageid fields */
clrrwi r3,r3,10 /* Mask off the effective page number */ clrrwi r3,r3,10 /* Mask off the effective page number */
ori r3,r3,(PPC44x_TLB_VALID | PPC44x_TLB_PAGESZ(PPC44x_PAGESZ_256M)) ori r3,r3,PPC44x_TLB_VALID | PPC44x_TLB_256M
/* xlat fields */ /* xlat fields */
clrrwi r4,r4,10 /* Mask off the real page number */ clrrwi r4,r4,10 /* Mask off the real page number */
...@@ -152,7 +144,7 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -152,7 +144,7 @@ skpinv: addi r4,r4,1 /* Increment */
li r5,0 li r5,0
ori r5,r5,(PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_SX | PPC44x_TLB_G) ori r5,r5,(PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_SX | PPC44x_TLB_G)
li r0,62 /* TLB slot 62 */ li r0,63 /* TLB slot 63 */
tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */ tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */
tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */ tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */
...@@ -174,14 +166,7 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -174,14 +166,7 @@ skpinv: addi r4,r4,1 /* Increment */
tlbwe r6,r23,PPC44x_TLB_PAGEID tlbwe r6,r23,PPC44x_TLB_PAGEID
sync sync
4: ori r3,r3,PPC44x_TLB_TS /* TS = 1 */ 4:
li r0,63 /* TLB slot 63 */
tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */
tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */
tlbwe r5,r0,PPC44x_TLB_ATTRIB /* Load the attrib/access fields */
#ifdef CONFIG_SERIAL_TEXT_DEBUG #ifdef CONFIG_SERIAL_TEXT_DEBUG
/* /*
* Add temporary UART mapping for early debug. This * Add temporary UART mapping for early debug. This
...@@ -191,7 +176,7 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -191,7 +176,7 @@ skpinv: addi r4,r4,1 /* Increment */
*/ */
/* pageid fields */ /* pageid fields */
lis r3,0xe000 lis r3,0xe000
ori r3,r3,(PPC44x_TLB_VALID | PPC44x_TLB_PAGESZ(PPC44x_PAGESZ_256M)) ori r3,r3,PPC44x_TLB_VALID | PPC44x_TLB_256M
/* xlat fields */ /* xlat fields */
lis r4,0x4000 /* RPN is 0x40000000 */ lis r4,0x4000 /* RPN is 0x40000000 */
...@@ -201,7 +186,7 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -201,7 +186,7 @@ skpinv: addi r4,r4,1 /* Increment */
li r5,0 li r5,0
ori r5,r5,(PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_I | PPC44x_TLB_G) ori r5,r5,(PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_I | PPC44x_TLB_G)
li r0,60 /* TLB slot 60 */ li r0,1 /* TLB slot 1 */
tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */ tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */
tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */ tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */
...@@ -209,15 +194,15 @@ skpinv: addi r4,r4,1 /* Increment */ ...@@ -209,15 +194,15 @@ skpinv: addi r4,r4,1 /* Increment */
ori r3,r3,PPC44x_TLB_TS /* Translation state 1 */ ori r3,r3,PPC44x_TLB_TS /* Translation state 1 */
li r0,61 /* TLB slot 61 */ li r0,1 /* TLB slot 1 */
tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */ tlbwe r3,r0,PPC44x_TLB_PAGEID /* Load the pageid fields */
tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */ tlbwe r4,r0,PPC44x_TLB_XLAT /* Load the translation fields */
tlbwe r5,r0,PPC44x_TLB_ATTRIB /* Load the attrib/access fields */ tlbwe r5,r0,PPC44x_TLB_ATTRIB /* Load the attrib/access fields */
#endif /* CONFIG_SERIAL_TEXT_DEBUG */
/* Force context change */ /* Force context change */
isync isync
#endif /* CONFIG_SERIAL_TEXT_DEBUG */
/* Establish the interrupt vector offsets */ /* Establish the interrupt vector offsets */
SET_IVOR(0, CriticalInput); SET_IVOR(0, CriticalInput);
...@@ -493,10 +478,8 @@ interrupt_base: ...@@ -493,10 +478,8 @@ interrupt_base:
lis r11, swapper_pg_dir@h lis r11, swapper_pg_dir@h
ori r11, r11, swapper_pg_dir@l ori r11, r11, swapper_pg_dir@l
mfspr r12,SPRN_MMUCR /* Set TID to 0 */ mfspr r12,SPRN_MMUCR
li r13,PPC44x_MMUCR_TID@l rlwinm r12,r12,0,0,23 /* Clear TID */
andc r12,r12,r13
mtspr SPRN_MMUCR,r12
b 4f b 4f
...@@ -505,19 +488,14 @@ interrupt_base: ...@@ -505,19 +488,14 @@ interrupt_base:
mfspr r11,SPRG3 mfspr r11,SPRG3
lwz r11,PGDIR(r11) lwz r11,PGDIR(r11)
/* Load MMUCR with our PID and STS=<current TS> */ /* Load PID into MMUCR TID */
mfspr r12,SPRN_MMUCR /* Get MMUCR */ mfspr r12,SPRN_MMUCR /* Get MMUCR */
lis r13,PPC44x_MMUCR_STS@h mfspr r13,SPRN_PID /* Get PID */
ori r13,r13,PPC44x_MMUCR_TID@l /* Create mask */ rlwimi r12,r13,0,24,31 /* Set TID */
andc r12,r12,r13 /* Clear out TID/STS bits */
mfspr r13,SPRN_PID /* Get PID */
or r12,r12,r13 /* Set TID bits */
mfspr r14,SPRN_SRR1 /* Get SRR1 */
andi. r14,r14,MSR_IS@l /* TS=1? */
beq 4f /* If not, leave STS=0 */
oris r12,r12,PPC44x_MMUCR_STS@h /* Set STS=1 */
mtspr SPRN_MMUCR,r12
4: 4:
mtspr SPRN_MMUCR,r12
rlwinm r12, r10, 13, 19, 29 /* Compute pgdir/pmd offset */ rlwinm r12, r10, 13, 19, 29 /* Compute pgdir/pmd offset */
lwzx r11, r12, r11 /* Get pgd/pmd entry */ lwzx r11, r12, r11 /* Get pgd/pmd entry */
rlwinm. r12, r11, 0, 0, 20 /* Extract pt base address */ rlwinm. r12, r11, 0, 0, 20 /* Extract pt base address */
...@@ -534,22 +512,24 @@ interrupt_base: ...@@ -534,22 +512,24 @@ interrupt_base:
ori r11, r11, _PAGE_DIRTY|_PAGE_ACCESSED|_PAGE_HWWRITE ori r11, r11, _PAGE_DIRTY|_PAGE_ACCESSED|_PAGE_HWWRITE
stw r11, 4(r12) /* Update Linux page table */ stw r11, 4(r12) /* Update Linux page table */
/* FIXME: Staticly setting some permissions */ li r13, PPC44x_TLB_SR@l /* Set SR */
li r13, 0x003f /* Set UX,UW,UR,SX,SW,SR */ rlwimi r13, r11, 29, 29, 29 /* SX = _PAGE_HWEXEC */
andi. r11,r11,0xffff /* Clear MS 16 bits */ rlwimi r13, r11, 0, 30, 30 /* SW = _PAGE_RW */
/* FIXME: Force attributes */ rlwimi r13, r11, 29, 28, 28 /* UR = _PAGE_USER */
ori r11,r11, 0x0100 /* Set G */ rlwimi r12, r11, 31, 26, 26 /* (_PAGE_USER>>1)->r12 */
/* FIXME: Already set in PTE */ rlwimi r12, r11, 29, 30, 30 /* (_PAGE_USER>>3)->r12 */
and r12, r12, r11 /* HWEXEC/RW & USER */
rlwimi r13, r12, 0, 26, 26 /* UX = HWEXEC & USER */
rlwimi r13, r12, 3, 27, 27 /* UW = RW & USER */
rlwimi r11,r13,0,26,31 /* Insert static perms */ rlwimi r11,r13,0,26,31 /* Insert static perms */
lis r13,0xffff rlwinm r11,r11,0,20,15 /* Clear U0-U3 */
ori r13,r13,0x0fff /* Set U0-U3 mask */
and r11,r11,r13 /* Clear U0-U3 */
/* find the TLB index that caused the fault. It has to be here. */ /* find the TLB index that caused the fault. It has to be here. */
tlbsx r14, 0, r10 tlbsx r14, 0, r10
tlbwe r11, r14, PPC44x_TLB_ATTRIB /* Write ATTRIB */ tlbwe r11, r14, PPC44x_TLB_ATTRIB /* Write ATTRIB */
/* Done...restore registers and get out of here. /* Done...restore registers and get out of here.
*/ */
...@@ -651,10 +631,8 @@ interrupt_base: ...@@ -651,10 +631,8 @@ interrupt_base:
lis r11, swapper_pg_dir@h lis r11, swapper_pg_dir@h
ori r11, r11, swapper_pg_dir@l ori r11, r11, swapper_pg_dir@l
mfspr r12,SPRN_MMUCR /* Set TID to 0 */ mfspr r12,SPRN_MMUCR
li r13,PPC44x_MMUCR_TID@l rlwinm r12,r12,0,0,23 /* Clear TID */
andc r12,r12,r13
mtspr SPRN_MMUCR,r12
b 4f b 4f
...@@ -664,12 +642,13 @@ interrupt_base: ...@@ -664,12 +642,13 @@ interrupt_base:
lwz r11,PGDIR(r11) lwz r11,PGDIR(r11)
/* Load PID into MMUCR TID */ /* Load PID into MMUCR TID */
li r13,PPC44x_MMUCR_TID@l /* Create mask */ mfspr r12,SPRN_MMUCR
andc r12,r12,r13 /* Clear out TID/STS bits */ mfspr r13,SPRN_PID /* Get PID */
mfspr r13,SPRN_PID /* Get PID */ rlwimi r12,r13,0,24,31 /* Set TID */
or r12,r12,r13
mtspr SPRN_MMUCR,r12
4: 4:
mtspr SPRN_MMUCR,r12
rlwinm r12, r10, 13, 19, 29 /* Compute pgdir/pmd offset */ rlwinm r12, r10, 13, 19, 29 /* Compute pgdir/pmd offset */
lwzx r11, r12, r11 /* Get pgd/pmd entry */ lwzx r11, r12, r11 /* Get pgd/pmd entry */
rlwinm. r12, r11, 0, 0, 20 /* Extract pt base address */ rlwinm. r12, r11, 0, 0, 20 /* Extract pt base address */
...@@ -723,10 +702,8 @@ interrupt_base: ...@@ -723,10 +702,8 @@ interrupt_base:
lis r11, swapper_pg_dir@h lis r11, swapper_pg_dir@h
ori r11, r11, swapper_pg_dir@l ori r11, r11, swapper_pg_dir@l
mfspr r12,SPRN_MMUCR /* Set TID to 0 */ mfspr r12,SPRN_MMUCR
li r13,PPC44x_MMUCR_TID@l rlwinm r12,r12,0,0,23 /* Clear TID */
andc r12,r12,r13
mtspr SPRN_MMUCR,r12
b 4f b 4f
...@@ -736,13 +713,13 @@ interrupt_base: ...@@ -736,13 +713,13 @@ interrupt_base:
lwz r11,PGDIR(r11) lwz r11,PGDIR(r11)
/* Load PID into MMUCR TID */ /* Load PID into MMUCR TID */
li r13,PPC44x_MMUCR_TID@l /* Create mask */ mfspr r12,SPRN_MMUCR
andc r12,r13,r13 /* Clear out TID/STS bits */ mfspr r13,SPRN_PID /* Get PID */
mfspr r13,SPRN_PID /* Get PID */ rlwimi r12,r13,0,24,31 /* Set TID */
or r12,r12,r13
mtspr SPRN_MMUCR,r12
4: 4:
mtspr SPRN_MMUCR,r12
rlwinm r12, r10, 13, 19, 29 /* Compute pgdir/pmd offset */ rlwinm r12, r10, 13, 19, 29 /* Compute pgdir/pmd offset */
lwzx r11, r12, r11 /* Get pgd/pmd entry */ lwzx r11, r12, r11 /* Get pgd/pmd entry */
rlwinm. r12, r11, 0, 0, 20 /* Extract pt base address */ rlwinm. r12, r11, 0, 0, 20 /* Extract pt base address */
...@@ -880,60 +857,43 @@ finish_tlb_load: ...@@ -880,60 +857,43 @@ finish_tlb_load:
*/ */
/* Load the next available TLB index */ /* Load the next available TLB index */
lis r13, tlb_44x_index@h lis r13, tlb_44x_index@ha
ori r13, r13, tlb_44x_index@l lwz r14, tlb_44x_index@l(r13)
lwz r14, 0(r13)
/* Load the TLB high watermark */ /* Load the TLB high watermark */
lis r13, tlb_44x_hwater@h lwz r11, tlb_44x_hwater@l(r13)
ori r13, r13, tlb_44x_hwater@l
lwz r11, 0(r13)
/* Increment, rollover, and store TLB index */ /* Increment, rollover, and store TLB index */
addi r14, r14, 1 addi r14, r14, 1
cmpw 0, r14, r11 /* reserve entries 62-63 for kernel */ cmpw 0, r14, r11 /* reserve entries */
ble 7f ble 7f
li r14, 0 li r14, 0
7: 7:
/* Load the next available TLB index */ /* Store the next available TLB index */
lis r13, tlb_44x_index@h stw r14, tlb_44x_index@l(r13)
ori r13, r13, tlb_44x_index@l
stw r14, 0(r13)
6:
lwz r13, 0(r12) /* Get MS word of PTE */ lwz r13, 0(r12) /* Get MS word of PTE */
lwz r11, 4(r12) /* Get LS word of PTE */ lwz r11, 4(r12) /* Get LS word of PTE */
rlwimi r13, r11, 0, 0 , 19 /* Insert RPN */ rlwimi r13, r11, 0, 0 , 19 /* Insert RPN */
tlbwe r13, r14, PPC44x_TLB_XLAT /* Write XLAT */ tlbwe r13, r14, PPC44x_TLB_XLAT /* Write XLAT */
/* /*
* Create PAGEID. This is the faulting address plus * Create PAGEID. This is the faulting address,
* a set of static bits. The static bits are page * page size, and valid flag.
* size and valid. Bits 20 and 21 should be zero
* for a page size of 4KB.
*/ */
li r12, 0x0210 /* Set size and valid */ li r12, PPC44x_TLB_VALID | PPC44x_TLB_4K
mfspr r13, SPRN_SRR1 /* Get SRR1 */ rlwimi r10, r12, 0, 20, 31 /* Insert valid and page size */
andi. r13, r13, MSR_IS@l
beq 7f
ori r12, r12, PPC44x_TLB_TS@l /* Set TS=1 */
7: rlwimi r10, r12, 0, 20, 31 /* Insert statics */
tlbwe r10, r14, PPC44x_TLB_PAGEID /* Write PAGEID */ tlbwe r10, r14, PPC44x_TLB_PAGEID /* Write PAGEID */
/* FIXME: Staticly setting some permissions */ li r13, PPC44x_TLB_SR@l /* Set SR */
li r13, 0x002d /* Set UX,UR,SX,SR */ rlwimi r13, r11, 0, 30, 30 /* Set SW = _PAGE_RW */
andi. r11, r11, 0xffff /* Clear MS 16 bits */ rlwimi r13, r11, 29, 29, 29 /* SX = _PAGE_HWEXEC */
andi. r12, r11, 0x0002 /* _PAGE_HWWRITE? */ rlwimi r13, r11, 29, 28, 28 /* UR = _PAGE_USER */
beq 8f rlwimi r12, r11, 31, 26, 26 /* (_PAGE_USER>>1)->r12 */
ori r13, r13, 0x0002 /* Set SW */ and r12, r12, r11 /* HWEXEC & USER */
/* FIXME: Force attributes */ rlwimi r13, r12, 0, 26, 26 /* UX = HWEXEC & USER */
8: ori r11, r11, 0x0100 /* Set G */
/* FIXME: Already set in PTE */
rlwimi r11, r13, 0, 26, 31 /* Insert static perms */
lis r13,0xffff rlwimi r11, r13, 0, 26, 31 /* Insert static perms */
ori r13,r13,0x0fff /* Set U0-U3 mask */ rlwinm r11, r11, 0, 20, 15 /* Clear U0-U3 */
and r11,r11,r13 /* Clear U0-U3 */
tlbwe r11, r14, PPC44x_TLB_ATTRIB /* Write ATTRIB */ tlbwe r11, r14, PPC44x_TLB_ATTRIB /* Write ATTRIB */
/* Done...restore registers and get out of here. /* Done...restore registers and get out of here.
......
arch/ppc/kernel/misc.S
View file @ 2e4df191
...@@ -406,17 +406,18 @@ _GLOBAL(_tlbia) ...@@ -406,17 +406,18 @@ _GLOBAL(_tlbia)
tlbia tlbia
isync /* Flush shadow TLB */ isync /* Flush shadow TLB */
#elif defined(CONFIG_44x) #elif defined(CONFIG_44x)
lis r3,0 li r3,0
sync sync
1:
tlbwe r3,r3,PPC44x_TLB_PAGEID
addi r3,r3,1
/* Load high watermark */ /* Load high watermark */
lis r4,tlb_44x_hwater@h lis r4,tlb_44x_hwater@ha
ori r4,r4,tlb_44x_hwater@l lwz r5,tlb_44x_hwater@l(r4)
lwz r5,0(r4)
1: tlbwe r3,r3,PPC44x_TLB_PAGEID
addi r3,r3,1
cmpw 0,r3,r5 cmpw 0,r3,r5
ble 1b ble 1b
isync isync
#else /* !(CONFIG_40x || CONFIG_44x) */ #else /* !(CONFIG_40x || CONFIG_44x) */
#if defined(CONFIG_SMP) #if defined(CONFIG_SMP)
...@@ -470,17 +471,10 @@ _GLOBAL(_tlbie) ...@@ -470,17 +471,10 @@ _GLOBAL(_tlbie)
isync isync
10: 10:
#elif defined(CONFIG_44x) #elif defined(CONFIG_44x)
mfspr r4,SPRN_MMUCR /* Get MMUCR */ mfspr r4,SPRN_MMUCR
lis r5,PPC44x_MMUCR_STS@h
ori r5,r5,PPC44x_MMUCR_TID@l /* Create mask */
andc r4,r4,r5 /* Clear out TID/STS bits */
mfspr r5,SPRN_PID /* Get PID */ mfspr r5,SPRN_PID /* Get PID */
or r4,r4,r5 /* Set TID bits */ rlwimi r4,r5,0,24,31 /* Set TID */
mfmsr r6 /* Get MSR */ mtspr SPRN_MMUCR,r4
andi. r6,r6,MSR_IS@l /* TS=1? */
beq 11f /* If not, leave STS=0 */
oris r4,r4,PPC44x_MMUCR_STS@h /* Set STS=1 */
11: mtspr SPRN_MMUCR, r4 /* Put MMUCR */
tlbsx. r3, 0, r3 tlbsx. r3, 0, r3
bne 10f bne 10f
......
arch/ppc/mm/44x_mmu.c
View file @ 2e4df191
...@@ -64,7 +64,7 @@ extern struct mem_pieces phys_avail; ...@@ -64,7 +64,7 @@ extern struct mem_pieces phys_avail;
* Just needed it declared someplace. * Just needed it declared someplace.
*/ */
unsigned int tlb_44x_index = 0; unsigned int tlb_44x_index = 0;
unsigned int tlb_44x_hwater = 61; unsigned int tlb_44x_hwater = 62;
/* /*
* "Pins" a 256MB TLB entry in AS0 for kernel lowmem * "Pins" a 256MB TLB entry in AS0 for kernel lowmem
...@@ -85,7 +85,7 @@ ppc44x_pin_tlb(int slot, unsigned int virt, unsigned int phys) ...@@ -85,7 +85,7 @@ ppc44x_pin_tlb(int slot, unsigned int virt, unsigned int phys)
tlbwe %0,%3,%8" tlbwe %0,%3,%8"
: :
: "r" (attrib), "r" (phys), "r" (virt), "r" (slot), : "r" (attrib), "r" (phys), "r" (virt), "r" (slot),
"i" (PPC44x_TLB_VALID | PPC44x_TLB_PAGESZ(PPC44x_PAGESZ_256M)), "i" (PPC44x_TLB_VALID | PPC44x_TLB_256M),
"i" (PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_SX | PPC44x_TLB_G), "i" (PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_SX | PPC44x_TLB_G),
"i" (PPC44x_TLB_PAGEID), "i" (PPC44x_TLB_PAGEID),
"i" (PPC44x_TLB_XLAT), "i" (PPC44x_TLB_XLAT),
......
include/asm-ppc/ibm44x.h
View file @ 2e4df191
...@@ -51,7 +51,7 @@ typedef struct board_info { ...@@ -51,7 +51,7 @@ typedef struct board_info {
#define PPC44x_PIN_SIZE (1 << PPC44x_PIN_SHIFT) #define PPC44x_PIN_SIZE (1 << PPC44x_PIN_SHIFT)
/* Lowest TLB slot consumed by the default pinned TLBs */ /* Lowest TLB slot consumed by the default pinned TLBs */
#define PPC44x_LOW_SLOT 62 #define PPC44x_LOW_SLOT 63
/* /*
* Standard 4GB "page" definitions * Standard 4GB "page" definitions
......
include/asm-ppc/mmu.h
View file @ 2e4df191
...@@ -346,16 +346,14 @@ typedef struct _P601_BAT { ...@@ -346,16 +346,14 @@ typedef struct _P601_BAT {
#define PPC44x_TLB_EPN_MASK 0xfffffc00 /* Effective Page Number */ #define PPC44x_TLB_EPN_MASK 0xfffffc00 /* Effective Page Number */
#define PPC44x_TLB_VALID 0x00000200 /* Valid flag */ #define PPC44x_TLB_VALID 0x00000200 /* Valid flag */
#define PPC44x_TLB_TS 0x00000100 /* Translation address space */ #define PPC44x_TLB_TS 0x00000100 /* Translation address space */
#define PPC44x_TLB_PAGESZ_MASK 0x000000f0 #define PPC44x_TLB_1K 0x00000000 /* Page sizes */
#define PPC44x_TLB_PAGESZ(x) (x << 4) #define PPC44x_TLB_4K 0x00000010
#define PPC44x_PAGESZ_1K 0 #define PPC44x_TLB_16K 0x00000020
#define PPC44x_PAGESZ_4K 1 #define PPC44x_TLB_64K 0x00000030
#define PPC44x_PAGESZ_16K 2 #define PPC44x_TLB_256K 0x00000040
#define PPC44x_PAGESZ_64K 3 #define PPC44x_TLB_1M 0x00000050
#define PPC44x_PAGESZ_256K 4 #define PPC44x_TLB_16M 0x00000070
#define PPC44x_PAGESZ_1M 5 #define PPC44x_TLB_256M 0x00000090
#define PPC44x_PAGESZ_16M 7
#define PPC44x_PAGESZ_256M 9
/* Translation fields */ /* Translation fields */
#define PPC44x_TLB_RPN_MASK 0xfffffc00 /* Real Page Number */ #define PPC44x_TLB_RPN_MASK 0xfffffc00 /* Real Page Number */
......
include/asm-ppc/pgtable.h
View file @ 2e4df191
...@@ -320,13 +320,13 @@ extern unsigned long ioremap_bot, ioremap_base; ...@@ -320,13 +320,13 @@ extern unsigned long ioremap_bot, ioremap_base;
* another purpose. -- paulus. * another purpose. -- paulus.
*/ */
#ifdef CONFIG_44x
#define _PAGE_BASE (_PAGE_PRESENT | _PAGE_ACCESSED | _PAGE_GUARDED)
#else
#define _PAGE_BASE (_PAGE_PRESENT | _PAGE_ACCESSED) #define _PAGE_BASE (_PAGE_PRESENT | _PAGE_ACCESSED)
#endif
#define _PAGE_WRENABLE (_PAGE_RW | _PAGE_DIRTY | _PAGE_HWWRITE) #define _PAGE_WRENABLE (_PAGE_RW | _PAGE_DIRTY | _PAGE_HWWRITE)
#ifndef CONFIG_44x
#define _PAGE_KERNEL (_PAGE_BASE | _PAGE_SHARED | _PAGE_WRENABLE) #define _PAGE_KERNEL (_PAGE_BASE | _PAGE_SHARED | _PAGE_WRENABLE)
#else
#define _PAGE_KERNEL (_PAGE_BASE | _PAGE_SHARED | _PAGE_WRENABLE | _PAGE_GUARDED)
#endif
#ifdef CONFIG_PPC_STD_MMU #ifdef CONFIG_PPC_STD_MMU
/* On standard PPC MMU, no user access implies kernel read/write access, /* On standard PPC MMU, no user access implies kernel read/write access,
......
include/asm-ppc/reg_booke.h
View file @ 2e4df191
...@@ -47,7 +47,11 @@ do { \ ...@@ -47,7 +47,11 @@ do { \
#define MSR_DS MSR_DR /* Data Space */ #define MSR_DS MSR_DR /* Data Space */
/* Default MSR for kernel mode. */ /* Default MSR for kernel mode. */
#if defined (CONFIG_40x)
#define MSR_KERNEL (MSR_ME|MSR_RI|MSR_IR|MSR_DR|MSR_CE|MSR_DE) #define MSR_KERNEL (MSR_ME|MSR_RI|MSR_IR|MSR_DR|MSR_CE|MSR_DE)
#elif defined(CONFIG_BOOKE)
#define MSR_KERNEL (MSR_ME|MSR_RI|MSR_CE|MSR_DE)
#endif
/* Special Purpose Registers (SPRNs)*/ /* Special Purpose Registers (SPRNs)*/
#define SPRN_DECAR 0x036 /* Decrementer Auto Reload Register */ #define SPRN_DECAR 0x036 /* Decrementer Auto Reload Register */
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7