Commit 314fc854 authored by Kishon Vijay Abraham I's avatar Kishon Vijay Abraham I Committed by Bjorn Helgaas

PCI: dwc: designware: Fix style errors in pcie-designware.c

No functional change. Fix all checkpatch warnings and check errors in
pcie-designware.c
Signed-off-by: default avatarKishon Vijay Abraham I <kishon@ti.com>
Signed-off-by: default avatarBjorn Helgaas <bhelgaas@google.com>
Acked-By: default avatarJoao Pinto <jpinto@synopsys.com>
parent 5f334db6
...@@ -40,13 +40,13 @@ int dw_pcie_read(void __iomem *addr, int size, u32 *val) ...@@ -40,13 +40,13 @@ int dw_pcie_read(void __iomem *addr, int size, u32 *val)
return PCIBIOS_BAD_REGISTER_NUMBER; return PCIBIOS_BAD_REGISTER_NUMBER;
} }
if (size == 4) if (size == 4) {
*val = readl(addr); *val = readl(addr);
else if (size == 2) } else if (size == 2) {
*val = readw(addr); *val = readw(addr);
else if (size == 1) } else if (size == 1) {
*val = readb(addr); *val = readb(addr);
else { } else {
*val = 0; *val = 0;
return PCIBIOS_BAD_REGISTER_NUMBER; return PCIBIOS_BAD_REGISTER_NUMBER;
} }
...@@ -207,9 +207,8 @@ irqreturn_t dw_handle_msi_irq(struct pcie_port *pp) ...@@ -207,9 +207,8 @@ irqreturn_t dw_handle_msi_irq(struct pcie_port *pp)
while ((pos = find_next_bit(&val, 32, pos)) != 32) { while ((pos = find_next_bit(&val, 32, pos)) != 32) {
irq = irq_find_mapping(pp->irq_domain, irq = irq_find_mapping(pp->irq_domain,
i * 32 + pos); i * 32 + pos);
dw_pcie_wr_own_conf(pp, dw_pcie_wr_own_conf(pp, PCIE_MSI_INTR0_STATUS +
PCIE_MSI_INTR0_STATUS + i * 12, i * 12, 4, 1 << pos);
4, 1 << pos);
generic_handle_irq(irq); generic_handle_irq(irq);
pos++; pos++;
} }
...@@ -275,8 +274,9 @@ static void dw_pcie_msi_set_irq(struct pcie_port *pp, int irq) ...@@ -275,8 +274,9 @@ static void dw_pcie_msi_set_irq(struct pcie_port *pp, int irq)
static int assign_irq(int no_irqs, struct msi_desc *desc, int *pos) static int assign_irq(int no_irqs, struct msi_desc *desc, int *pos)
{ {
int irq, pos0, i; int irq, pos0, i;
struct pcie_port *pp = (struct pcie_port *) msi_desc_to_pci_sysdata(desc); struct pcie_port *pp;
pp = (struct pcie_port *)msi_desc_to_pci_sysdata(desc);
pos0 = bitmap_find_free_region(pp->msi_irq_in_use, MAX_MSI_IRQS, pos0 = bitmap_find_free_region(pp->msi_irq_in_use, MAX_MSI_IRQS,
order_base_2(no_irqs)); order_base_2(no_irqs));
if (pos0 < 0) if (pos0 < 0)
...@@ -386,7 +386,7 @@ static void dw_msi_teardown_irq(struct msi_controller *chip, unsigned int irq) ...@@ -386,7 +386,7 @@ static void dw_msi_teardown_irq(struct msi_controller *chip, unsigned int irq)
{ {
struct irq_data *data = irq_get_irq_data(irq); struct irq_data *data = irq_get_irq_data(irq);
struct msi_desc *msi = irq_data_get_msi_desc(data); struct msi_desc *msi = irq_data_get_msi_desc(data);
struct pcie_port *pp = (struct pcie_port *) msi_desc_to_pci_sysdata(msi); struct pcie_port *pp = (struct pcie_port *)msi_desc_to_pci_sysdata(msi);
clear_irq_range(pp, irq, 1, data->hwirq); clear_irq_range(pp, irq, 1, data->hwirq);
} }
...@@ -465,8 +465,8 @@ int dw_pcie_host_init(struct pcie_port *pp) ...@@ -465,8 +465,8 @@ int dw_pcie_host_init(struct pcie_port *pp)
cfg_res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "config"); cfg_res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "config");
if (cfg_res) { if (cfg_res) {
pp->cfg0_size = resource_size(cfg_res)/2; pp->cfg0_size = resource_size(cfg_res) / 2;
pp->cfg1_size = resource_size(cfg_res)/2; pp->cfg1_size = resource_size(cfg_res) / 2;
pp->cfg0_base = cfg_res->start; pp->cfg0_base = cfg_res->start;
pp->cfg1_base = cfg_res->start + pp->cfg0_size; pp->cfg1_base = cfg_res->start + pp->cfg0_size;
} else if (!pp->va_cfg0_base) { } else if (!pp->va_cfg0_base) {
...@@ -505,8 +505,8 @@ int dw_pcie_host_init(struct pcie_port *pp) ...@@ -505,8 +505,8 @@ int dw_pcie_host_init(struct pcie_port *pp)
break; break;
case 0: case 0:
pp->cfg = win->res; pp->cfg = win->res;
pp->cfg0_size = resource_size(pp->cfg)/2; pp->cfg0_size = resource_size(pp->cfg) / 2;
pp->cfg1_size = resource_size(pp->cfg)/2; pp->cfg1_size = resource_size(pp->cfg) / 2;
pp->cfg0_base = pp->cfg->start; pp->cfg0_base = pp->cfg->start;
pp->cfg1_base = pp->cfg->start + pp->cfg0_size; pp->cfg1_base = pp->cfg->start + pp->cfg0_size;
break; break;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment