Commit 70830f97 authored by Sandipan Das's avatar Sandipan Das Committed by Arnaldo Carvalho de Melo

perf vendor events: Fix typos in power8 PMU events

This replaces the incorrectly spelled word "localtion" with "location"
in some power8 PMU event descriptions.

Fixes: 2a81fa3b ("perf vendor events: Add power8 PMU events")
Signed-off-by: default avatarSandipan Das <sandipan@linux.ibm.com>
Reviewed-by: default avatarKajol Jain <kjain@linux.ibm.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: Madhavan Srinivasan <maddy@linux.vnet.ibm.com>
Cc: Michael Ellerman <mpe@ellerman.id.au>
Cc: Ravi Bangoria <ravi.bangoria@linux.ibm.com>
Cc: Sukadev Bhattiprolu <sukadev@linux.vnet.ibm.com>
Link: http://lore.kernel.org/lkml/20201012050205.328523-1-sandipan@linux.ibm.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent bf7ef5dd
...@@ -32,8 +32,8 @@ ...@@ -32,8 +32,8 @@
{ {
"EventCode": "0x1c04e", "EventCode": "0x1c04e",
"EventName": "PM_DATA_FROM_L2MISS_MOD", "EventName": "PM_DATA_FROM_L2MISS_MOD",
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to a demand load", "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L2 due to a demand load",
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1" "PublicDescription": "The processor's data cache was reloaded from a location other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
}, },
{ {
"EventCode": "0x3c040", "EventCode": "0x3c040",
...@@ -74,8 +74,8 @@ ...@@ -74,8 +74,8 @@
{ {
"EventCode": "0x4c04e", "EventCode": "0x4c04e",
"EventName": "PM_DATA_FROM_L3MISS_MOD", "EventName": "PM_DATA_FROM_L3MISS_MOD",
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to a demand load", "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L3 due to a demand load",
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1" "PublicDescription": "The processor's data cache was reloaded from a location other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
}, },
{ {
"EventCode": "0x3c042", "EventCode": "0x3c042",
...@@ -134,7 +134,7 @@ ...@@ -134,7 +134,7 @@
{ {
"EventCode": "0x4e04e", "EventCode": "0x4e04e",
"EventName": "PM_DPTEG_FROM_L3MISS", "EventName": "PM_DPTEG_FROM_L3MISS",
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a data side request", "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a data side request",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
......
...@@ -116,8 +116,8 @@ ...@@ -116,8 +116,8 @@
{ {
"EventCode": "0x1404e", "EventCode": "0x1404e",
"EventName": "PM_INST_FROM_L2MISS", "EventName": "PM_INST_FROM_L2MISS",
"BriefDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to an instruction fetch (not prefetch)", "BriefDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L2 due to an instruction fetch (not prefetch)",
"PublicDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1" "PublicDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
}, },
{ {
"EventCode": "0x34040", "EventCode": "0x34040",
...@@ -158,8 +158,8 @@ ...@@ -158,8 +158,8 @@
{ {
"EventCode": "0x4404e", "EventCode": "0x4404e",
"EventName": "PM_INST_FROM_L3MISS_MOD", "EventName": "PM_INST_FROM_L3MISS_MOD",
"BriefDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to a instruction fetch", "BriefDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L3 due to a instruction fetch",
"PublicDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1" "PublicDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
}, },
{ {
"EventCode": "0x34042", "EventCode": "0x34042",
...@@ -320,7 +320,7 @@ ...@@ -320,7 +320,7 @@
{ {
"EventCode": "0x1504e", "EventCode": "0x1504e",
"EventName": "PM_IPTEG_FROM_L2MISS", "EventName": "PM_IPTEG_FROM_L2MISS",
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a instruction side request", "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a instruction side request",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
...@@ -344,7 +344,7 @@ ...@@ -344,7 +344,7 @@
{ {
"EventCode": "0x4504e", "EventCode": "0x4504e",
"EventName": "PM_IPTEG_FROM_L3MISS", "EventName": "PM_IPTEG_FROM_L3MISS",
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a instruction side request", "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a instruction side request",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
......
...@@ -92,7 +92,7 @@ ...@@ -92,7 +92,7 @@
{ {
"EventCode": "0x4c12e", "EventCode": "0x4c12e",
"EventName": "PM_MRK_DATA_FROM_L2MISS_CYC", "EventName": "PM_MRK_DATA_FROM_L2MISS_CYC",
"BriefDescription": "Duration in cycles to reload from a localtion other than the local core's L2 due to a marked load", "BriefDescription": "Duration in cycles to reload from a location other than the local core's L2 due to a marked load",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
...@@ -158,13 +158,13 @@ ...@@ -158,13 +158,13 @@
{ {
"EventCode": "0x201e4", "EventCode": "0x201e4",
"EventName": "PM_MRK_DATA_FROM_L3MISS", "EventName": "PM_MRK_DATA_FROM_L3MISS",
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to a marked load", "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L3 due to a marked load",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
"EventCode": "0x2d12e", "EventCode": "0x2d12e",
"EventName": "PM_MRK_DATA_FROM_L3MISS_CYC", "EventName": "PM_MRK_DATA_FROM_L3MISS_CYC",
"BriefDescription": "Duration in cycles to reload from a localtion other than the local core's L3 due to a marked load", "BriefDescription": "Duration in cycles to reload from a location other than the local core's L3 due to a marked load",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
...@@ -392,7 +392,7 @@ ...@@ -392,7 +392,7 @@
{ {
"EventCode": "0x1f14e", "EventCode": "0x1f14e",
"EventName": "PM_MRK_DPTEG_FROM_L2MISS", "EventName": "PM_MRK_DPTEG_FROM_L2MISS",
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a marked data side request", "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a marked data side request",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
...@@ -416,7 +416,7 @@ ...@@ -416,7 +416,7 @@
{ {
"EventCode": "0x4f14e", "EventCode": "0x4f14e",
"EventName": "PM_MRK_DPTEG_FROM_L3MISS", "EventName": "PM_MRK_DPTEG_FROM_L3MISS",
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a marked data side request", "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a marked data side request",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
......
...@@ -410,8 +410,8 @@ ...@@ -410,8 +410,8 @@
{ {
"EventCode": "0x61c04e", "EventCode": "0x61c04e",
"EventName": "PM_DATA_ALL_FROM_L2MISS_MOD", "EventName": "PM_DATA_ALL_FROM_L2MISS_MOD",
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to either demand loads or data prefetch", "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L2 due to either demand loads or data prefetch",
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1" "PublicDescription": "The processor's data cache was reloaded from a location other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
}, },
{ {
"EventCode": "0x63c040", "EventCode": "0x63c040",
...@@ -470,8 +470,8 @@ ...@@ -470,8 +470,8 @@
{ {
"EventCode": "0x64c04e", "EventCode": "0x64c04e",
"EventName": "PM_DATA_ALL_FROM_L3MISS_MOD", "EventName": "PM_DATA_ALL_FROM_L3MISS_MOD",
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to either demand loads or data prefetch", "BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L3 due to either demand loads or data prefetch",
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1" "PublicDescription": "The processor's data cache was reloaded from a location other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
}, },
{ {
"EventCode": "0x63c042", "EventCode": "0x63c042",
...@@ -1280,8 +1280,8 @@ ...@@ -1280,8 +1280,8 @@
{ {
"EventCode": "0x51404e", "EventCode": "0x51404e",
"EventName": "PM_INST_ALL_FROM_L2MISS", "EventName": "PM_INST_ALL_FROM_L2MISS",
"BriefDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to instruction fetches and prefetches", "BriefDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L2 due to instruction fetches and prefetches",
"PublicDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1" "PublicDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
}, },
{ {
"EventCode": "0x534040", "EventCode": "0x534040",
...@@ -1340,8 +1340,8 @@ ...@@ -1340,8 +1340,8 @@
{ {
"EventCode": "0x54404e", "EventCode": "0x54404e",
"EventName": "PM_INST_ALL_FROM_L3MISS_MOD", "EventName": "PM_INST_ALL_FROM_L3MISS_MOD",
"BriefDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to a instruction fetch", "BriefDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L3 due to a instruction fetch",
"PublicDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1" "PublicDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
}, },
{ {
"EventCode": "0x534042", "EventCode": "0x534042",
......
...@@ -44,7 +44,7 @@ ...@@ -44,7 +44,7 @@
{ {
"EventCode": "0x1e04e", "EventCode": "0x1e04e",
"EventName": "PM_DPTEG_FROM_L2MISS", "EventName": "PM_DPTEG_FROM_L2MISS",
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a data side request", "BriefDescription": "A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a data side request",
"PublicDescription": "" "PublicDescription": ""
}, },
{ {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment