Skip to content

L
linux
Commit 74511c4b authored by Stephen Warren's avatar Stephen Warren
Browse files
Options

ARM: tegra: remove legacy DMA entries from DT 

Now that all Tegra drivers have been converted to use DMA APIs which
retrieve DMA channel information from standard DMA DT properties, we can
remove all the legacy DT DMA-related properties.
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
Reviewed-by: default avatarThierry Reding <treding@nvidia.com>
parent 2bd541ff
Show whitespace changes
Inline Side-by-side
Showing with 0 additions and 39 deletions
arch/arm/boot/dts/tegra114.dtsi
View file @ 74511c4b
...@@ -128,7 +128,6 @@ uarta: serial@70006000 { ...@@ -128,7 +128,6 @@ uarta: serial@70006000 {
reg = <0x70006000 0x40>; reg = <0x70006000 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 8>;
clocks = <&tegra_car TEGRA114_CLK_UARTA>; clocks = <&tegra_car TEGRA114_CLK_UARTA>;
resets = <&tegra_car 6>; resets = <&tegra_car 6>;
reset-names = "serial"; reset-names = "serial";
...@@ -142,7 +141,6 @@ uartb: serial@70006040 { ...@@ -142,7 +141,6 @@ uartb: serial@70006040 {
reg = <0x70006040 0x40>; reg = <0x70006040 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 9>;
clocks = <&tegra_car TEGRA114_CLK_UARTB>; clocks = <&tegra_car TEGRA114_CLK_UARTB>;
resets = <&tegra_car 7>; resets = <&tegra_car 7>;
reset-names = "serial"; reset-names = "serial";
...@@ -156,7 +154,6 @@ uartc: serial@70006200 { ...@@ -156,7 +154,6 @@ uartc: serial@70006200 {
reg = <0x70006200 0x100>; reg = <0x70006200 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 10>;
clocks = <&tegra_car TEGRA114_CLK_UARTC>; clocks = <&tegra_car TEGRA114_CLK_UARTC>;
resets = <&tegra_car 55>; resets = <&tegra_car 55>;
reset-names = "serial"; reset-names = "serial";
...@@ -170,7 +167,6 @@ uartd: serial@70006300 { ...@@ -170,7 +167,6 @@ uartd: serial@70006300 {
reg = <0x70006300 0x100>; reg = <0x70006300 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 19>;
clocks = <&tegra_car TEGRA114_CLK_UARTD>; clocks = <&tegra_car TEGRA114_CLK_UARTD>;
resets = <&tegra_car 65>; resets = <&tegra_car 65>;
reset-names = "serial"; reset-names = "serial";
...@@ -268,7 +264,6 @@ spi@7000d400 { ...@@ -268,7 +264,6 @@ spi@7000d400 {
compatible = "nvidia,tegra114-spi"; compatible = "nvidia,tegra114-spi";
reg = <0x7000d400 0x200>; reg = <0x7000d400 0x200>;
interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 15>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA114_CLK_SBC1>; clocks = <&tegra_car TEGRA114_CLK_SBC1>;
...@@ -284,7 +279,6 @@ spi@7000d600 { ...@@ -284,7 +279,6 @@ spi@7000d600 {
compatible = "nvidia,tegra114-spi"; compatible = "nvidia,tegra114-spi";
reg = <0x7000d600 0x200>; reg = <0x7000d600 0x200>;
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 16>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA114_CLK_SBC2>; clocks = <&tegra_car TEGRA114_CLK_SBC2>;
...@@ -300,7 +294,6 @@ spi@7000d800 { ...@@ -300,7 +294,6 @@ spi@7000d800 {
compatible = "nvidia,tegra114-spi"; compatible = "nvidia,tegra114-spi";
reg = <0x7000d800 0x200>; reg = <0x7000d800 0x200>;
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 17>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA114_CLK_SBC3>; clocks = <&tegra_car TEGRA114_CLK_SBC3>;
...@@ -316,7 +309,6 @@ spi@7000da00 { ...@@ -316,7 +309,6 @@ spi@7000da00 {
compatible = "nvidia,tegra114-spi"; compatible = "nvidia,tegra114-spi";
reg = <0x7000da00 0x200>; reg = <0x7000da00 0x200>;
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 18>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA114_CLK_SBC4>; clocks = <&tegra_car TEGRA114_CLK_SBC4>;
...@@ -332,7 +324,6 @@ spi@7000dc00 { ...@@ -332,7 +324,6 @@ spi@7000dc00 {
compatible = "nvidia,tegra114-spi"; compatible = "nvidia,tegra114-spi";
reg = <0x7000dc00 0x200>; reg = <0x7000dc00 0x200>;
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 27>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA114_CLK_SBC5>; clocks = <&tegra_car TEGRA114_CLK_SBC5>;
...@@ -348,7 +339,6 @@ spi@7000de00 { ...@@ -348,7 +339,6 @@ spi@7000de00 {
compatible = "nvidia,tegra114-spi"; compatible = "nvidia,tegra114-spi";
reg = <0x7000de00 0x200>; reg = <0x7000de00 0x200>;
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 28>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA114_CLK_SBC6>; clocks = <&tegra_car TEGRA114_CLK_SBC6>;
...@@ -401,10 +391,6 @@ ahub { ...@@ -401,10 +391,6 @@ ahub {
<0x70080200 0x100>, <0x70080200 0x100>,
<0x70081000 0x200>; <0x70081000 0x200>;
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 1>, <&apbdma 2>,
<&apbdma 3>, <&apbdma 4>, <&apbdma 6>, <&apbdma 7>,
<&apbdma 12>, <&apbdma 13>, <&apbdma 14>,
<&apbdma 29>;
clocks = <&tegra_car TEGRA114_CLK_D_AUDIO>, clocks = <&tegra_car TEGRA114_CLK_D_AUDIO>,
<&tegra_car TEGRA114_CLK_APBIF>; <&tegra_car TEGRA114_CLK_APBIF>;
clock-names = "d_audio", "apbif"; clock-names = "d_audio", "apbif";
......
arch/arm/boot/dts/tegra20.dtsi
View file @ 74511c4b
...@@ -248,7 +248,6 @@ tegra_ac97: ac97 { ...@@ -248,7 +248,6 @@ tegra_ac97: ac97 {
compatible = "nvidia,tegra20-ac97"; compatible = "nvidia,tegra20-ac97";
reg = <0x70002000 0x200>; reg = <0x70002000 0x200>;
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 12>;
clocks = <&tegra_car TEGRA20_CLK_AC97>; clocks = <&tegra_car TEGRA20_CLK_AC97>;
resets = <&tegra_car 3>; resets = <&tegra_car 3>;
reset-names = "ac97"; reset-names = "ac97";
...@@ -261,7 +260,6 @@ tegra_i2s1: i2s@70002800 { ...@@ -261,7 +260,6 @@ tegra_i2s1: i2s@70002800 {
compatible = "nvidia,tegra20-i2s"; compatible = "nvidia,tegra20-i2s";
reg = <0x70002800 0x200>; reg = <0x70002800 0x200>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 2>;
clocks = <&tegra_car TEGRA20_CLK_I2S1>; clocks = <&tegra_car TEGRA20_CLK_I2S1>;
resets = <&tegra_car 11>; resets = <&tegra_car 11>;
reset-names = "i2s"; reset-names = "i2s";
...@@ -274,7 +272,6 @@ tegra_i2s2: i2s@70002a00 { ...@@ -274,7 +272,6 @@ tegra_i2s2: i2s@70002a00 {
compatible = "nvidia,tegra20-i2s"; compatible = "nvidia,tegra20-i2s";
reg = <0x70002a00 0x200>; reg = <0x70002a00 0x200>;
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 1>;
clocks = <&tegra_car TEGRA20_CLK_I2S2>; clocks = <&tegra_car TEGRA20_CLK_I2S2>;
resets = <&tegra_car 18>; resets = <&tegra_car 18>;
reset-names = "i2s"; reset-names = "i2s";
...@@ -295,7 +292,6 @@ uarta: serial@70006000 { ...@@ -295,7 +292,6 @@ uarta: serial@70006000 {
reg = <0x70006000 0x40>; reg = <0x70006000 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 8>;
clocks = <&tegra_car TEGRA20_CLK_UARTA>; clocks = <&tegra_car TEGRA20_CLK_UARTA>;
resets = <&tegra_car 6>; resets = <&tegra_car 6>;
reset-names = "serial"; reset-names = "serial";
...@@ -309,7 +305,6 @@ uartb: serial@70006040 { ...@@ -309,7 +305,6 @@ uartb: serial@70006040 {
reg = <0x70006040 0x40>; reg = <0x70006040 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 9>;
clocks = <&tegra_car TEGRA20_CLK_UARTB>; clocks = <&tegra_car TEGRA20_CLK_UARTB>;
resets = <&tegra_car 7>; resets = <&tegra_car 7>;
reset-names = "serial"; reset-names = "serial";
...@@ -323,7 +318,6 @@ uartc: serial@70006200 { ...@@ -323,7 +318,6 @@ uartc: serial@70006200 {
reg = <0x70006200 0x100>; reg = <0x70006200 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 10>;
clocks = <&tegra_car TEGRA20_CLK_UARTC>; clocks = <&tegra_car TEGRA20_CLK_UARTC>;
resets = <&tegra_car 55>; resets = <&tegra_car 55>;
reset-names = "serial"; reset-names = "serial";
...@@ -337,7 +331,6 @@ uartd: serial@70006300 { ...@@ -337,7 +331,6 @@ uartd: serial@70006300 {
reg = <0x70006300 0x100>; reg = <0x70006300 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 19>;
clocks = <&tegra_car TEGRA20_CLK_UARTD>; clocks = <&tegra_car TEGRA20_CLK_UARTD>;
resets = <&tegra_car 65>; resets = <&tegra_car 65>;
reset-names = "serial"; reset-names = "serial";
...@@ -351,7 +344,6 @@ uarte: serial@70006400 { ...@@ -351,7 +344,6 @@ uarte: serial@70006400 {
reg = <0x70006400 0x100>; reg = <0x70006400 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 20>;
clocks = <&tegra_car TEGRA20_CLK_UARTE>; clocks = <&tegra_car TEGRA20_CLK_UARTE>;
resets = <&tegra_car 66>; resets = <&tegra_car 66>;
reset-names = "serial"; reset-names = "serial";
...@@ -397,7 +389,6 @@ spi@7000c380 { ...@@ -397,7 +389,6 @@ spi@7000c380 {
compatible = "nvidia,tegra20-sflash"; compatible = "nvidia,tegra20-sflash";
reg = <0x7000c380 0x80>; reg = <0x7000c380 0x80>;
interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 11>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA20_CLK_SPI>; clocks = <&tegra_car TEGRA20_CLK_SPI>;
...@@ -460,7 +451,6 @@ spi@7000d400 { ...@@ -460,7 +451,6 @@ spi@7000d400 {
compatible = "nvidia,tegra20-slink"; compatible = "nvidia,tegra20-slink";
reg = <0x7000d400 0x200>; reg = <0x7000d400 0x200>;
interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 15>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA20_CLK_SBC1>; clocks = <&tegra_car TEGRA20_CLK_SBC1>;
...@@ -475,7 +465,6 @@ spi@7000d600 { ...@@ -475,7 +465,6 @@ spi@7000d600 {
compatible = "nvidia,tegra20-slink"; compatible = "nvidia,tegra20-slink";
reg = <0x7000d600 0x200>; reg = <0x7000d600 0x200>;
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 16>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA20_CLK_SBC2>; clocks = <&tegra_car TEGRA20_CLK_SBC2>;
...@@ -490,7 +479,6 @@ spi@7000d800 { ...@@ -490,7 +479,6 @@ spi@7000d800 {
compatible = "nvidia,tegra20-slink"; compatible = "nvidia,tegra20-slink";
reg = <0x7000d800 0x200>; reg = <0x7000d800 0x200>;
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 17>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA20_CLK_SBC3>; clocks = <&tegra_car TEGRA20_CLK_SBC3>;
...@@ -505,7 +493,6 @@ spi@7000da00 { ...@@ -505,7 +493,6 @@ spi@7000da00 {
compatible = "nvidia,tegra20-slink"; compatible = "nvidia,tegra20-slink";
reg = <0x7000da00 0x200>; reg = <0x7000da00 0x200>;
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 18>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA20_CLK_SBC4>; clocks = <&tegra_car TEGRA20_CLK_SBC4>;
......
arch/arm/boot/dts/tegra30.dtsi
View file @ 74511c4b
...@@ -345,7 +345,6 @@ uarta: serial@70006000 { ...@@ -345,7 +345,6 @@ uarta: serial@70006000 {
reg = <0x70006000 0x40>; reg = <0x70006000 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 8>;
clocks = <&tegra_car TEGRA30_CLK_UARTA>; clocks = <&tegra_car TEGRA30_CLK_UARTA>;
resets = <&tegra_car 6>; resets = <&tegra_car 6>;
reset-names = "serial"; reset-names = "serial";
...@@ -359,7 +358,6 @@ uartb: serial@70006040 { ...@@ -359,7 +358,6 @@ uartb: serial@70006040 {
reg = <0x70006040 0x40>; reg = <0x70006040 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 9>;
clocks = <&tegra_car TEGRA30_CLK_UARTB>; clocks = <&tegra_car TEGRA30_CLK_UARTB>;
resets = <&tegra_car 7>; resets = <&tegra_car 7>;
reset-names = "serial"; reset-names = "serial";
...@@ -373,7 +371,6 @@ uartc: serial@70006200 { ...@@ -373,7 +371,6 @@ uartc: serial@70006200 {
reg = <0x70006200 0x100>; reg = <0x70006200 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 10>;
clocks = <&tegra_car TEGRA30_CLK_UARTC>; clocks = <&tegra_car TEGRA30_CLK_UARTC>;
resets = <&tegra_car 55>; resets = <&tegra_car 55>;
reset-names = "serial"; reset-names = "serial";
...@@ -387,7 +384,6 @@ uartd: serial@70006300 { ...@@ -387,7 +384,6 @@ uartd: serial@70006300 {
reg = <0x70006300 0x100>; reg = <0x70006300 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 19>;
clocks = <&tegra_car TEGRA30_CLK_UARTD>; clocks = <&tegra_car TEGRA30_CLK_UARTD>;
resets = <&tegra_car 65>; resets = <&tegra_car 65>;
reset-names = "serial"; reset-names = "serial";
...@@ -401,7 +397,6 @@ uarte: serial@70006400 { ...@@ -401,7 +397,6 @@ uarte: serial@70006400 {
reg = <0x70006400 0x100>; reg = <0x70006400 0x100>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 20>;
clocks = <&tegra_car TEGRA30_CLK_UARTE>; clocks = <&tegra_car TEGRA30_CLK_UARTE>;
resets = <&tegra_car 66>; resets = <&tegra_car 66>;
reset-names = "serial"; reset-names = "serial";
...@@ -511,7 +506,6 @@ spi@7000d400 { ...@@ -511,7 +506,6 @@ spi@7000d400 {
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink"; compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
reg = <0x7000d400 0x200>; reg = <0x7000d400 0x200>;
interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 15>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA30_CLK_SBC1>; clocks = <&tegra_car TEGRA30_CLK_SBC1>;
...@@ -526,7 +520,6 @@ spi@7000d600 { ...@@ -526,7 +520,6 @@ spi@7000d600 {
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink"; compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
reg = <0x7000d600 0x200>; reg = <0x7000d600 0x200>;
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 16>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA30_CLK_SBC2>; clocks = <&tegra_car TEGRA30_CLK_SBC2>;
...@@ -541,7 +534,6 @@ spi@7000d800 { ...@@ -541,7 +534,6 @@ spi@7000d800 {
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink"; compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
reg = <0x7000d800 0x200>; reg = <0x7000d800 0x200>;
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 17>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA30_CLK_SBC3>; clocks = <&tegra_car TEGRA30_CLK_SBC3>;
...@@ -556,7 +548,6 @@ spi@7000da00 { ...@@ -556,7 +548,6 @@ spi@7000da00 {
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink"; compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
reg = <0x7000da00 0x200>; reg = <0x7000da00 0x200>;
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 18>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA30_CLK_SBC4>; clocks = <&tegra_car TEGRA30_CLK_SBC4>;
...@@ -571,7 +562,6 @@ spi@7000dc00 { ...@@ -571,7 +562,6 @@ spi@7000dc00 {
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink"; compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
reg = <0x7000dc00 0x200>; reg = <0x7000dc00 0x200>;
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 27>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA30_CLK_SBC5>; clocks = <&tegra_car TEGRA30_CLK_SBC5>;
...@@ -586,7 +576,6 @@ spi@7000de00 { ...@@ -586,7 +576,6 @@ spi@7000de00 {
compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink"; compatible = "nvidia,tegra30-slink", "nvidia,tegra20-slink";
reg = <0x7000de00 0x200>; reg = <0x7000de00 0x200>;
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 28>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
clocks = <&tegra_car TEGRA30_CLK_SBC6>; clocks = <&tegra_car TEGRA30_CLK_SBC6>;
...@@ -638,7 +627,6 @@ ahub { ...@@ -638,7 +627,6 @@ ahub {
reg = <0x70080000 0x200 reg = <0x70080000 0x200
0x70080200 0x100>; 0x70080200 0x100>;
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
nvidia,dma-request-selector = <&apbdma 1>;
clocks = <&tegra_car TEGRA30_CLK_D_AUDIO>, clocks = <&tegra_car TEGRA30_CLK_D_AUDIO>,
<&tegra_car TEGRA30_CLK_APBIF>; <&tegra_car TEGRA30_CLK_APBIF>;
clock-names = "d_audio", "apbif"; clock-names = "d_audio", "apbif";
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7