Commit 9a690907 authored by Jerome Brunet's avatar Jerome Brunet Committed by Kevin Hilman

arm64: dts: meson: g12a: set uart_ao clocks

Now that the AO clock controller is available, make the uarts of the
always-on domain claim the appropriate peripheral clock.
Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Reviewed-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Reviewed-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: default avatarKevin Hilman <khilman@baylibre.com>
parent 5a2ea2f7
...@@ -708,7 +708,7 @@ uart_AO: serial@3000 { ...@@ -708,7 +708,7 @@ uart_AO: serial@3000 {
"amlogic,meson-ao-uart"; "amlogic,meson-ao-uart";
reg = <0x0 0x3000 0x0 0x18>; reg = <0x0 0x3000 0x0 0x18>;
interrupts = <GIC_SPI 193 IRQ_TYPE_EDGE_RISING>; interrupts = <GIC_SPI 193 IRQ_TYPE_EDGE_RISING>;
clocks = <&xtal>, <&xtal>, <&xtal>; clocks = <&xtal>, <&clkc_AO CLKID_AO_UART>, <&xtal>;
clock-names = "xtal", "pclk", "baud"; clock-names = "xtal", "pclk", "baud";
status = "disabled"; status = "disabled";
}; };
...@@ -718,7 +718,7 @@ uart_AO_B: serial@4000 { ...@@ -718,7 +718,7 @@ uart_AO_B: serial@4000 {
"amlogic,meson-ao-uart"; "amlogic,meson-ao-uart";
reg = <0x0 0x4000 0x0 0x18>; reg = <0x0 0x4000 0x0 0x18>;
interrupts = <GIC_SPI 197 IRQ_TYPE_EDGE_RISING>; interrupts = <GIC_SPI 197 IRQ_TYPE_EDGE_RISING>;
clocks = <&xtal>, <&xtal>, <&xtal>; clocks = <&xtal>, <&clkc_AO CLKID_AO_UART2>, <&xtal>;
clock-names = "xtal", "pclk", "baud"; clock-names = "xtal", "pclk", "baud";
status = "disabled"; status = "disabled";
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment