Skip to content

L
linux
Commit 9b424083 authored by Ian Rogers's avatar Ian Rogers Committed by Arnaldo Carvalho de Melo
Browse files
Options

perf vendor events intel: Refresh snowridgex events 

Update the snowridgex events using the new tooling from:

  https://github.com/intel/perfmon

The events are unchanged but unused json values are removed and
descriptions improved. This increases consistency across the json
files.
Signed-off-by: default avatarIan Rogers <irogers@google.com>
Acked-by: default avatarKan Liang <kan.liang@linux.intel.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: John Garry <john.g.garry@oracle.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Stephane Eranian <eranian@google.com>
Cc: Xing Zhengjun <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20221215065510.1621979-20-irogers@google.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent ecabdc6a
Hide whitespace changes
Inline Side-by-side
Showing with 11934 additions and 15994 deletions
tools/perf/pmu-events/arch/x86/snowridgex/cache.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Counts the number of core requests (demand and L1 prefetchers) rejected by the L2 queue (L2Q) due to a full condition.", "BriefDescription": "Counts the number of core requests (demand and L1 prefetchers) rejected by the L2 queue (L2Q) due to a full condition.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x31", "EventCode": "0x31",
"EventName": "CORE_REJECT_L2Q.ANY", "EventName": "CORE_REJECT_L2Q.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of (demand and L1 prefetchers) core requests rejected by the L2 queue (L2Q) due to a full or nearly full condition, which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the External Queue (XQ), but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to ensure fairness between cores, or to delay a cores dirty eviction when the address conflicts incoming external snoops. (Note that L2 prefetcher requests that are dropped are not counted by this event). Counts on a per core basis.", "PublicDescription": "Counts the number of (demand and L1 prefetchers) core requests rejected by the L2 queue (L2Q) due to a full or nearly full condition, which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the External Queue (XQ), but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to ensure fairness between cores, or to delay a cores dirty eviction when the address conflicts incoming external snoops. (Note that L2 prefetcher requests that are dropped are not counted by this event). Counts on a per core basis.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of L1D cacheline (dirty) evictions caused by load misses, stores, and prefetches.", "BriefDescription": "Counts the number of L1D cacheline (dirty) evictions caused by load misses, stores, and prefetches.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x51", "EventCode": "0x51",
"EventName": "DL1.DIRTY_EVICTION", "EventName": "DL1.DIRTY_EVICTION",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of L1D cacheline (dirty) evictions caused by load misses, stores, and prefetches. Does not count evictions or dirty writebacks caused by snoops. Does not count a replacement unless a (dirty) line was written back.", "PublicDescription": "Counts the number of L1D cacheline (dirty) evictions caused by load misses, stores, and prefetches. Does not count evictions or dirty writebacks caused by snoops. Does not count a replacement unless a (dirty) line was written back.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition.", "BriefDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x30", "EventCode": "0x30",
"EventName": "L2_REJECT_XQ.ANY", "EventName": "L2_REJECT_XQ.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests), BBL (L2 misses) and WOB (L2 write-back victims).", "PublicDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests), BBL (L2 misses) and WOB (L2 write-back victims).",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the total number of L2 Cache accesses. Counts on a per core basis.", "BriefDescription": "Counts the total number of L2 Cache accesses. Counts on a per core basis.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_REQUEST.ALL", "EventName": "L2_REQUEST.ALL",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of L2 Cache Accesses, includes hits, misses, rejects front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only. Counts on a per core basis.", "PublicDescription": "Counts the total number of L2 Cache Accesses, includes hits, misses, rejects front door requests for CRd/DRd/RFO/ItoM/L2 Prefetches only. Counts on a per core basis.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of L2 Cache accesses that resulted in a hit. Counts on a per core basis.", "BriefDescription": "Counts the number of L2 Cache accesses that resulted in a hit. Counts on a per core basis.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_REQUEST.HIT", "EventName": "L2_REQUEST.HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of L2 Cache accesses that resulted in a hit from a front door request only (does not include rejects or recycles), Counts on a per core basis.", "PublicDescription": "Counts the number of L2 Cache accesses that resulted in a hit from a front door request only (does not include rejects or recycles), Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of L2 Cache accesses that resulted in a miss. Counts on a per core basis.", "BriefDescription": "Counts the number of L2 Cache accesses that resulted in a miss. Counts on a per core basis.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_REQUEST.MISS", "EventName": "L2_REQUEST.MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of L2 Cache accesses that resulted in a miss from a front door request only (does not include rejects or recycles). Counts on a per core basis.", "PublicDescription": "Counts the number of L2 Cache accesses that resulted in a miss from a front door request only (does not include rejects or recycles). Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of L2 Cache accesses that miss the L2 and get rejected. Counts on a per core basis.", "BriefDescription": "Counts the number of L2 Cache accesses that miss the L2 and get rejected. Counts on a per core basis.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_REQUEST.REJECTS", "EventName": "L2_REQUEST.REJECTS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of L2 Cache accesses that miss the L2 and get BBL reject short and long rejects (includes those counted in L2_reject_XQ.any). Counts on a per core basis.", "PublicDescription": "Counts the number of L2 Cache accesses that miss the L2 and get BBL reject short and long rejects (includes those counted in L2_reject_XQ.any). Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.", "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x2e", "EventCode": "0x2e",
"EventName": "LONGEST_LAT_CACHE.MISS", "EventName": "LONGEST_LAT_CACHE.MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x41" "UMask": "0x41"
}, },
{ {
"BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.", "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x2e", "EventCode": "0x2e",
"EventName": "LONGEST_LAT_CACHE.REFERENCE", "EventName": "LONGEST_LAT_CACHE.REFERENCE",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.", "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4f" "UMask": "0x4f"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.IFETCH", "EventName": "MEM_BOUND_STALLS.IFETCH",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x38" "UMask": "0x38"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).", "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT", "EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).", "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.", "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT", "EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.", "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.", "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT", "EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the Last Level Cache (LLC) or other core with HITE/F/M.", "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the Last Level Cache (LLC) or other core with HITE/F/M.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).", "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.LOAD", "EventName": "MEM_BOUND_STALLS.LOAD",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x7" "UMask": "0x7"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).", "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT", "EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.", "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT", "EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.", "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT", "EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.", "PublicDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of cycles the core is stalled due to a store buffer being full.", "BriefDescription": "Counts the number of cycles the core is stalled due to a store buffer being full.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "MEM_BOUND_STALLS.STORE_BUFFER_FULL", "EventName": "MEM_BOUND_STALLS.STORE_BUFFER_FULL",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x40" "UMask": "0x40"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that hit in DRAM.", "BriefDescription": "Counts the number of load uops retired that hit in DRAM.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that hit in the L3 cache, in which a snoop was required and modified data was forwarded from another core or module.", "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache, in which a snoop was required and modified data was forwarded from another core or module.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.HITM", "EventName": "MEM_LOAD_UOPS_RETIRED.HITM",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that hit in the L1 data cache.", "BriefDescription": "Counts the number of load uops retired that hit in the L1 data cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that miss in the L1 data cache.", "BriefDescription": "Counts the number of load uops retired that miss in the L1 data cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS", "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.", "BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that miss in the L2 cache.", "BriefDescription": "Counts the number of load uops retired that miss in the L2 cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS", "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.", "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd1", "EventCode": "0xd1",
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT", "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of memory uops retired.", "BriefDescription": "Counts the number of memory uops retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.ALL", "EventName": "MEM_UOPS_RETIRED.ALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of memory uops retired. A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST)", "PublicDescription": "Counts the number of memory uops retired. A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST)",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x83" "UMask": "0x83"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired.", "BriefDescription": "Counts the number of load uops retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.ALL_LOADS", "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of load uops retired.", "PublicDescription": "Counts the total number of load uops retired.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x81" "UMask": "0x81"
}, },
{ {
"BriefDescription": "Counts the number of store uops retired.", "BriefDescription": "Counts the number of store uops retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.ALL_STORES", "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of store uops retired.", "PublicDescription": "Counts the total number of store uops retired.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x82" "UMask": "0x82"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that performed one or more locks.", "BriefDescription": "Counts the number of load uops retired that performed one or more locks.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.LOCK_LOADS", "EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x21" "UMask": "0x21"
}, },
{ {
"BriefDescription": "Counts the number of memory uops retired that were splits.", "BriefDescription": "Counts the number of memory uops retired that were splits.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.SPLIT", "EventName": "MEM_UOPS_RETIRED.SPLIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x43" "UMask": "0x43"
}, },
{ {
"BriefDescription": "Counts the number of retired split load uops.", "BriefDescription": "Counts the number of retired split load uops.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS", "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x41" "UMask": "0x41"
}, },
{ {
"BriefDescription": "Counts the number of retired split store uops.", "BriefDescription": "Counts the number of retired split store uops.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.SPLIT_STORES", "EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x42" "UMask": "0x42"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by the L3 cache.", "BriefDescription": "Counts all code reads that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_HIT", "EventName": "OCR.ALL_CODE_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0044", "MSRValue": "0x1F803C0044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0044", "MSRValue": "0x10003C0044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0044", "MSRValue": "0x4003C0044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0044", "MSRValue": "0x8003C0044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts all code reads that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0044", "MSRValue": "0x2003C0044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts all code reads that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.ALL_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0044", "MSRValue": "0x1003C0044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were supplied by the L3 cache.", "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.COREWB_M.L3_HIT", "EventName": "OCR.COREWB_M.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3001F803C0000", "MSRValue": "0x3001F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0004", "MSRValue": "0x1F803C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0004", "MSRValue": "0x10003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0004", "MSRValue": "0x4003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0004", "MSRValue": "0x8003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0004", "MSRValue": "0x2003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0004", "MSRValue": "0x1003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0001", "MSRValue": "0x1F803C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0001", "MSRValue": "0x10003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0001", "MSRValue": "0x4003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0001", "MSRValue": "0x8003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0001", "MSRValue": "0x2003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0001", "MSRValue": "0x1003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0001", "MSRValue": "0x1F803C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HITM", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HITM",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0001", "MSRValue": "0x10003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_NO_FWD", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0001", "MSRValue": "0x4003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0001", "MSRValue": "0x8003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_MISS", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_MISS",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0001", "MSRValue": "0x2003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_NOT_NEEDED", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_HIT.SNOOP_NOT_NEEDED",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0001", "MSRValue": "0x1003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT", "EventName": "OCR.DEMAND_RFO.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0002", "MSRValue": "0x1F803C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0002", "MSRValue": "0x10003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0002", "MSRValue": "0x4003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0002", "MSRValue": "0x8003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0002", "MSRValue": "0x2003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0002", "MSRValue": "0x1003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were supplied by the L3 cache.", "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.FULL_STREAMING_WR.L3_HIT", "EventName": "OCR.FULL_STREAMING_WR.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x801F803C0000", "MSRValue": "0x801F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetches and software prefetches (except PREFETCHW and PFRFO) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts L1 data cache hardware prefetches and software prefetches (except PREFETCHW and PFRFO) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_HITM", "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0400", "MSRValue": "0x10003C0400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT", "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0040", "MSRValue": "0x1F803C0040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0040", "MSRValue": "0x10003C0040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0040", "MSRValue": "0x4003C0040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0040", "MSRValue": "0x8003C0040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0040", "MSRValue": "0x2003C0040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.HWPF_L2_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0040", "MSRValue": "0x1003C0040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0010", "MSRValue": "0x1F803C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0010", "MSRValue": "0x10003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0010", "MSRValue": "0x4003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0010", "MSRValue": "0x8003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0010", "MSRValue": "0x2003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0010", "MSRValue": "0x1003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT", "EventName": "OCR.HWPF_L2_RFO.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0020", "MSRValue": "0x1F803C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HITM", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0020", "MSRValue": "0x10003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0020", "MSRValue": "0x4003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0020", "MSRValue": "0x8003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_MISS", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0020", "MSRValue": "0x2003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0020", "MSRValue": "0x1003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were supplied by the L3 cache.", "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L1WB_M.L3_HIT", "EventName": "OCR.L1WB_M.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1001F803C0000", "MSRValue": "0x1001F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were supplied by the L3 cache.", "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L2WB_M.L3_HIT", "EventName": "OCR.L2WB_M.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2001F803C0000", "MSRValue": "0x2001F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were supplied by the L3 cache.", "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.PARTIAL_STREAMING_WR.L3_HIT", "EventName": "OCR.PARTIAL_STREAMING_WR.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x401F803C0000", "MSRValue": "0x401F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_HIT", "EventName": "OCR.READS_TO_CORE.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0477", "MSRValue": "0x1F803C0477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HITM", "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0477", "MSRValue": "0x10003C0477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0477", "MSRValue": "0x4003C0477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0477", "MSRValue": "0x8003C0477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_MISS", "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2003C0477", "MSRValue": "0x2003C0477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.READS_TO_CORE.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0477", "MSRValue": "0x1003C0477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores that were supplied by the L3 cache.", "BriefDescription": "Counts streaming stores that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.STREAMING_WR.L3_HIT", "EventName": "OCR.STREAMING_WR.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1F803C0800", "MSRValue": "0x1F803C0800",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache.", "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_HIT", "EventName": "OCR.UC_RD.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x101F803C0000", "MSRValue": "0x101F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.", "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_HIT.SNOOP_HITM", "EventName": "OCR.UC_RD.L3_HIT.SNOOP_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1010003C0000", "MSRValue": "0x1010003C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.", "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_HIT.SNOOP_HIT_NO_FWD", "EventName": "OCR.UC_RD.L3_HIT.SNOOP_HIT_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1004003C0000", "MSRValue": "0x1004003C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.", "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OCR.UC_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1008003C0000", "MSRValue": "0x1008003C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent but the snoop missed.", "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where a snoop was sent but the snoop missed.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_HIT.SNOOP_MISS", "EventName": "OCR.UC_RD.L3_HIT.SNOOP_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1002003C0000", "MSRValue": "0x1002003C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where no snoop was needed to satisfy the request.", "BriefDescription": "Counts uncached memory reads that were supplied by the L3 cache where no snoop was needed to satisfy the request.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_HIT.SNOOP_NOT_NEEDED", "EventName": "OCR.UC_RD.L3_HIT.SNOOP_NOT_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1001003C0000", "MSRValue": "0x1001003C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory writes that were supplied by the L3 cache.", "BriefDescription": "Counts uncached memory writes that were supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_WR.L3_HIT", "EventName": "OCR.UC_WR.L3_HIT",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x201F803C0000", "MSRValue": "0x201F803C0000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ICACHE", "EventName": "TOPDOWN_FE_BOUND.ICACHE",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x20" "UMask": "0x20"
} }
......
tools/perf/pmu-events/arch/x86/snowridgex/floating-point.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Counts the number of cycles the floating point divider is busy.", "BriefDescription": "Counts the number of cycles the floating point divider is busy.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "CYCLES_DIV_BUSY.FPDIV", "EventName": "CYCLES_DIV_BUSY.FPDIV",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cycles the floating point divider is busy. Does not imply a stall waiting for the divider.", "PublicDescription": "Counts the number of cycles the floating point divider is busy. Does not imply a stall waiting for the divider.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of floating point operations retired that required microcode assist.", "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.FP_ASSIST", "EventName": "MACHINE_CLEARS.FP_ASSIST",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.", "PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of floating point divide uops retired (x87 and SSE, including x87 sqrt).", "BriefDescription": "Counts the number of floating point divide uops retired (x87 and SSE, including x87 sqrt).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.FPDIV", "EventName": "UOPS_RETIRED.FPDIV",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x8" "UMask": "0x8"
} }
......
tools/perf/pmu-events/arch/x86/snowridgex/frontend.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.ANY", "EventName": "BACLEARS.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", "PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of BACLEARS due to a conditional jump.", "BriefDescription": "Counts the number of BACLEARS due to a conditional jump.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.COND", "EventName": "BACLEARS.COND",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of BACLEARS due to an indirect branch.", "BriefDescription": "Counts the number of BACLEARS due to an indirect branch.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.INDIRECT", "EventName": "BACLEARS.INDIRECT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of BACLEARS due to a return branch.", "BriefDescription": "Counts the number of BACLEARS due to a return branch.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.RETURN", "EventName": "BACLEARS.RETURN",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of BACLEARS due to a direct, unconditional jump.", "BriefDescription": "Counts the number of BACLEARS due to a direct, unconditional jump.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe6", "EventCode": "0xe6",
"EventName": "BACLEARS.UNCOND", "EventName": "BACLEARS.UNCOND",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of times a decode restriction reduces the decode throughput due to wrong instruction length prediction.", "BriefDescription": "Counts the number of times a decode restriction reduces the decode throughput due to wrong instruction length prediction.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe9", "EventCode": "0xe9",
"EventName": "DECODE_RESTRICTION.PREDECODE_WRONG", "EventName": "DECODE_RESTRICTION.PREDECODE_WRONG",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of requests to the instruction cache for one or more bytes of a cache line.", "BriefDescription": "Counts the number of requests to the instruction cache for one or more bytes of a cache line.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE.ACCESSES", "EventName": "ICACHE.ACCESSES",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of requests to the instruction cache. The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line or byte chunk count as one. Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.", "PublicDescription": "Counts the total number of requests to the instruction cache. The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line or byte chunk count as one. Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x3" "UMask": "0x3"
}, },
{ {
"BriefDescription": "Counts the number of instruction cache hits.", "BriefDescription": "Counts the number of instruction cache hits.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE.HIT", "EventName": "ICACHE.HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of requests that hit in the instruction cache. The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line and byte chunk count as one. Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.", "PublicDescription": "Counts the number of requests that hit in the instruction cache. The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line and byte chunk count as one. Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of instruction cache misses.", "BriefDescription": "Counts the number of instruction cache misses.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE.MISSES", "EventName": "ICACHE.MISSES",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of missed requests to the instruction cache. The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line and byte chunk count as one. Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.", "PublicDescription": "Counts the number of missed requests to the instruction cache. The event only counts new cache line accesses, so that multiple back to back fetches to the exact same cache line and byte chunk count as one. Specifically, the event counts when accesses from sequential code crosses the cache line boundary, or when a branch target is moved to a new line or to a non-sequential byte chunk of the same line.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
......
tools/perf/pmu-events/arch/x86/snowridgex/memory.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.", "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING", "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of misaligned load uops that are 4K page splits.", "BriefDescription": "Counts the number of misaligned load uops that are 4K page splits.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT", "EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of misaligned store uops that are 4K page splits.", "BriefDescription": "Counts the number of misaligned store uops that are 4K page splits.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT", "EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts all code reads that were not supplied by the L3 cache.", "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_MISS", "EventName": "OCR.ALL_CODE_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000044", "MSRValue": "0x2184000044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were not supplied by the L3 cache.", "BriefDescription": "Counts all code reads that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.L3_MISS_LOCAL", "EventName": "OCR.ALL_CODE_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000044", "MSRValue": "0x2184000044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.", "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.COREWB_M.L3_MISS", "EventName": "OCR.COREWB_M.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3002184000000", "MSRValue": "0x3002184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.", "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.COREWB_M.L3_MISS_LOCAL", "EventName": "OCR.COREWB_M.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3002184000000", "MSRValue": "0x3002184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_MISS", "EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000004", "MSRValue": "0x2184000004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.L3_MISS_LOCAL", "EventName": "OCR.DEMAND_CODE_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000004", "MSRValue": "0x2184000004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000001", "MSRValue": "0x2184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000001", "MSRValue": "0x2184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS", "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000001", "MSRValue": "0x2184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL", "EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000001", "MSRValue": "0x2184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_MISS", "EventName": "OCR.DEMAND_RFO.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000002", "MSRValue": "0x2184000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL", "EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000002", "MSRValue": "0x2184000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.FULL_STREAMING_WR.L3_MISS", "EventName": "OCR.FULL_STREAMING_WR.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x802184000000", "MSRValue": "0x802184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.FULL_STREAMING_WR.L3_MISS_LOCAL", "EventName": "OCR.FULL_STREAMING_WR.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x802184000000", "MSRValue": "0x802184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_MISS", "EventName": "OCR.HWPF_L2_CODE_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000040", "MSRValue": "0x2184000040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.L3_MISS_LOCAL", "EventName": "OCR.HWPF_L2_CODE_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000040", "MSRValue": "0x2184000040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS", "EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000010", "MSRValue": "0x2184000010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS_LOCAL", "EventName": "OCR.HWPF_L2_DATA_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000010", "MSRValue": "0x2184000010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_MISS", "EventName": "OCR.HWPF_L2_RFO.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000020", "MSRValue": "0x2184000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.L3_MISS_LOCAL", "EventName": "OCR.HWPF_L2_RFO.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000020", "MSRValue": "0x2184000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.", "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L1WB_M.L3_MISS", "EventName": "OCR.L1WB_M.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1002184000000", "MSRValue": "0x1002184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.", "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L1WB_M.L3_MISS_LOCAL", "EventName": "OCR.L1WB_M.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1002184000000", "MSRValue": "0x1002184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.", "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L2WB_M.L3_MISS", "EventName": "OCR.L2WB_M.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2002184000000", "MSRValue": "0x2002184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.", "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L2WB_M.L3_MISS_LOCAL", "EventName": "OCR.L2WB_M.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2002184000000", "MSRValue": "0x2002184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.", "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.OTHER.L3_MISS", "EventName": "OCR.OTHER.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184008000", "MSRValue": "0x2184008000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.", "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.OTHER.L3_MISS_LOCAL", "EventName": "OCR.OTHER.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184008000", "MSRValue": "0x2184008000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.PARTIAL_STREAMING_WR.L3_MISS", "EventName": "OCR.PARTIAL_STREAMING_WR.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x402184000000", "MSRValue": "0x402184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.PARTIAL_STREAMING_WR.L3_MISS_LOCAL", "EventName": "OCR.PARTIAL_STREAMING_WR.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x402184000000", "MSRValue": "0x402184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all hardware and software prefetches that were not supplied by the L3 cache.", "BriefDescription": "Counts all hardware and software prefetches that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.PREFETCHES.L3_MISS", "EventName": "OCR.PREFETCHES.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000470", "MSRValue": "0x2184000470",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_MISS", "EventName": "OCR.READS_TO_CORE.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000477", "MSRValue": "0x2184000477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.L3_MISS_LOCAL", "EventName": "OCR.READS_TO_CORE.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000477", "MSRValue": "0x2184000477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores that were not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.STREAMING_WR.L3_MISS", "EventName": "OCR.STREAMING_WR.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000800", "MSRValue": "0x2184000800",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores that were not supplied by the L3 cache.", "BriefDescription": "Counts streaming stores that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.STREAMING_WR.L3_MISS_LOCAL", "EventName": "OCR.STREAMING_WR.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2184000800", "MSRValue": "0x2184000800",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were not supplied by the L3 cache.", "BriefDescription": "Counts uncached memory reads that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_MISS", "EventName": "OCR.UC_RD.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x102184000000", "MSRValue": "0x102184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were not supplied by the L3 cache.", "BriefDescription": "Counts uncached memory reads that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.L3_MISS_LOCAL", "EventName": "OCR.UC_RD.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x102184000000", "MSRValue": "0x102184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory writes that were not supplied by the L3 cache.", "BriefDescription": "Counts uncached memory writes that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_WR.L3_MISS", "EventName": "OCR.UC_WR.L3_MISS",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x202184000000", "MSRValue": "0x202184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory writes that were not supplied by the L3 cache.", "BriefDescription": "Counts uncached memory writes that were not supplied by the L3 cache.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_WR.L3_MISS_LOCAL", "EventName": "OCR.UC_WR.L3_MISS_LOCAL",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x202184000000", "MSRValue": "0x202184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
} }
......
tools/perf/pmu-events/arch/x86/snowridgex/other.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.SELF_LOCKS", "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.SELF_LOCKS",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x63", "EventCode": "0x63",
"EventName": "BUS_LOCK.ALL", "EventName": "BUS_LOCK.ALL",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores.", "BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x63", "EventCode": "0x63",
"EventName": "BUS_LOCK.BLOCK_CYCLES", "EventName": "BUS_LOCK.BLOCK_CYCLES",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores. Counts on a per core basis.", "PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock issued by other cores. Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.BLOCK_CYCLES", "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.BLOCK_CYCLES",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x63", "EventCode": "0x63",
"EventName": "BUS_LOCK.CYCLES_OTHER_BLOCK", "EventName": "BUS_LOCK.CYCLES_OTHER_BLOCK",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.LOCK_CYCLES", "BriefDescription": "This event is deprecated. Refer to new event BUS_LOCK.LOCK_CYCLES",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x63", "EventCode": "0x63",
"EventName": "BUS_LOCK.CYCLES_SELF_BLOCK", "EventName": "BUS_LOCK.CYCLES_SELF_BLOCK",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued.", "BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x63", "EventCode": "0x63",
"EventName": "BUS_LOCK.LOCK_CYCLES", "EventName": "BUS_LOCK.LOCK_CYCLES",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued. Counts on a per core basis.", "PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lock it issued. Counts on a per core basis.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks.", "BriefDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x63", "EventCode": "0x63",
"EventName": "BUS_LOCK.SELF_LOCKS", "EventName": "BUS_LOCK.SELF_LOCKS",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks. Counts on a per core basis.", "PublicDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock) and does not include cache locks. Counts on a per core basis.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_DRAM_HIT", "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_DRAM_HIT",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "C0_STALLS.LOAD_DRAM_HIT", "EventName": "C0_STALLS.LOAD_DRAM_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_L2_HIT", "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_L2_HIT",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "C0_STALLS.LOAD_L2_HIT", "EventName": "C0_STALLS.LOAD_L2_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_LLC_HIT", "BriefDescription": "This event is deprecated. Refer to new event MEM_BOUND_STALLS.LOAD_LLC_HIT",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x34", "EventCode": "0x34",
"EventName": "C0_STALLS.LOAD_LLC_HIT", "EventName": "C0_STALLS.LOAD_LLC_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of core cycles during which interrupts are masked (disabled).", "BriefDescription": "Counts the number of core cycles during which interrupts are masked (disabled).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xcb", "EventCode": "0xcb",
"EventName": "HW_INTERRUPTS.MASKED", "EventName": "HW_INTERRUPTS.MASKED",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of core cycles during which interrupts are masked (disabled). Increments by 1 each core cycle that EFLAGS.IF is 0, regardless of whether interrupts are pending or not.", "PublicDescription": "Counts the number of core cycles during which interrupts are masked (disabled). Increments by 1 each core cycle that EFLAGS.IF is 0, regardless of whether interrupts are pending or not.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled).", "BriefDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xcb", "EventCode": "0xcb",
"EventName": "HW_INTERRUPTS.PENDING_AND_MASKED", "EventName": "HW_INTERRUPTS.PENDING_AND_MASKED",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled). Increments by 1 each core cycle that both EFLAGS.IF is 0 and an INTR is pending (which means the APIC is telling the ROB to cause an INTR). This event does not increment if EFLAGS.IF is 0 but all interrupt in the APICs Interrupt Request Register (IRR) are inhibited by the PPR (thus either by ISRV or TPR) because in these cases the interrupts would be held up in the APIC and would not be pended to the ROB. This event does count when an interrupt is only inhibited by MOV/POP SS state machines or the STI state machine. These extra inhibits only last for a single instructions and would not be important.", "PublicDescription": "Counts the number of core cycles during which there are pending interrupts while interrupts are masked (disabled). Increments by 1 each core cycle that both EFLAGS.IF is 0 and an INTR is pending (which means the APIC is telling the ROB to cause an INTR). This event does not increment if EFLAGS.IF is 0 but all interrupt in the APICs Interrupt Request Register (IRR) are inhibited by the PPR (thus either by ISRV or TPR) because in these cases the interrupts would be held up in the APIC and would not be pended to the ROB. This event does count when an interrupt is only inhibited by MOV/POP SS state machines or the STI state machine. These extra inhibits only last for a single instructions and would not be important.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of hardware interrupts received by the processor.", "BriefDescription": "Counts the number of hardware interrupts received by the processor.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xcb", "EventCode": "0xcb",
"EventName": "HW_INTERRUPTS.RECEIVED", "EventName": "HW_INTERRUPTS.RECEIVED",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "203", "SampleAfterValue": "203",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that have any type of response.", "BriefDescription": "Counts all code reads that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.ANY_RESPONSE", "EventName": "OCR.ALL_CODE_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10044", "MSRValue": "0x10044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by DRAM.", "BriefDescription": "Counts all code reads that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.DRAM", "EventName": "OCR.ALL_CODE_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000044", "MSRValue": "0x184000044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that were supplied by DRAM.", "BriefDescription": "Counts all code reads that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.LOCAL_DRAM", "EventName": "OCR.ALL_CODE_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000044", "MSRValue": "0x184000044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all code reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts all code reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.ALL_CODE_RD.OUTSTANDING", "EventName": "OCR.ALL_CODE_RD.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000044", "MSRValue": "0x8000000000000044",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.", "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.COREWB_M.ANY_RESPONSE", "EventName": "OCR.COREWB_M.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3000000010000", "MSRValue": "0x3000000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.COREWB_M.OUTSTANDING", "EventName": "OCR.COREWB_M.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8003000000000000", "MSRValue": "0x8003000000000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE", "EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10004", "MSRValue": "0x10004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.DRAM", "EventName": "OCR.DEMAND_CODE_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000004", "MSRValue": "0x184000004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.", "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM", "EventName": "OCR.DEMAND_CODE_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000004", "MSRValue": "0x184000004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have any type of response.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10001", "MSRValue": "0x10001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.DRAM", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000001", "MSRValue": "0x184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000001", "MSRValue": "0x184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING", "EventName": "OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000001", "MSRValue": "0x8000000000000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.ANY_RESPONSE",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE", "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10001", "MSRValue": "0x10001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.DRAM", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.DRAM",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.DRAM", "EventName": "OCR.DEMAND_DATA_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000001", "MSRValue": "0x184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.LOCAL_DRAM",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM", "EventName": "OCR.DEMAND_DATA_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000001", "MSRValue": "0x184000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING", "BriefDescription": "This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.OUTSTANDING",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_DATA_RD.OUTSTANDING", "EventName": "OCR.DEMAND_DATA_RD.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000001", "MSRValue": "0x8000000000000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.ANY_RESPONSE", "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10002", "MSRValue": "0x10002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.DRAM", "EventName": "OCR.DEMAND_RFO.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000002", "MSRValue": "0x184000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.LOCAL_DRAM", "EventName": "OCR.DEMAND_RFO.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000002", "MSRValue": "0x184000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.DEMAND_RFO.OUTSTANDING", "EventName": "OCR.DEMAND_RFO.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000002", "MSRValue": "0x8000000000000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that have any type of response.", "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.FULL_STREAMING_WR.ANY_RESPONSE", "EventName": "OCR.FULL_STREAMING_WR.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x800000010000", "MSRValue": "0x800000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetches and software prefetches (except PREFETCHW and PFRFO) that have any type of response.", "BriefDescription": "Counts L1 data cache hardware prefetches and software prefetches (except PREFETCHW and PFRFO) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L1D_AND_SWPF.ANY_RESPONSE", "EventName": "OCR.HWPF_L1D_AND_SWPF.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10400", "MSRValue": "0x10400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have any type of response.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.ANY_RESPONSE", "EventName": "OCR.HWPF_L2_CODE_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10040", "MSRValue": "0x10040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.DRAM", "EventName": "OCR.HWPF_L2_CODE_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000040", "MSRValue": "0x184000040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.LOCAL_DRAM", "EventName": "OCR.HWPF_L2_CODE_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000040", "MSRValue": "0x184000040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_CODE_RD.OUTSTANDING", "EventName": "OCR.HWPF_L2_CODE_RD.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000040", "MSRValue": "0x8000000000000040",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that have any type of response.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.ANY_RESPONSE", "EventName": "OCR.HWPF_L2_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10010", "MSRValue": "0x10010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.DRAM", "EventName": "OCR.HWPF_L2_DATA_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000010", "MSRValue": "0x184000010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.", "BriefDescription": "Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_DATA_RD.LOCAL_DRAM", "EventName": "OCR.HWPF_L2_DATA_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000010", "MSRValue": "0x184000010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have any type of response.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.ANY_RESPONSE", "EventName": "OCR.HWPF_L2_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10020", "MSRValue": "0x10020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.DRAM", "EventName": "OCR.HWPF_L2_RFO.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000020", "MSRValue": "0x184000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.LOCAL_DRAM", "EventName": "OCR.HWPF_L2_RFO.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000020", "MSRValue": "0x184000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.HWPF_L2_RFO.OUTSTANDING", "EventName": "OCR.HWPF_L2_RFO.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000020", "MSRValue": "0x8000000000000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that have any type of response.", "BriefDescription": "Counts modified writebacks from L1 cache that miss the L2 cache that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L1WB_M.ANY_RESPONSE", "EventName": "OCR.L1WB_M.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1000000010000", "MSRValue": "0x1000000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that have any type of response.", "BriefDescription": "Counts modified writeBacks from L2 cache that miss the L3 cache that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.L2WB_M.ANY_RESPONSE", "EventName": "OCR.L2WB_M.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x2000000010000", "MSRValue": "0x2000000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that have any type of response.", "BriefDescription": "Counts miscellaneous requests, such as I/O accesses, that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.OTHER.ANY_RESPONSE", "EventName": "OCR.OTHER.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x18000", "MSRValue": "0x18000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that have any type of response.", "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.PARTIAL_STREAMING_WR.ANY_RESPONSE", "EventName": "OCR.PARTIAL_STREAMING_WR.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x400000010000", "MSRValue": "0x400000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all hardware and software prefetches that have any type of response.", "BriefDescription": "Counts all hardware and software prefetches that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.PREFETCHES.ANY_RESPONSE", "EventName": "OCR.PREFETCHES.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10470", "MSRValue": "0x10470",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.ANY_RESPONSE", "EventName": "OCR.READS_TO_CORE.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10477", "MSRValue": "0x10477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.DRAM", "EventName": "OCR.READS_TO_CORE.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000477", "MSRValue": "0x184000477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.LOCAL_DRAM", "EventName": "OCR.READS_TO_CORE.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x184000477", "MSRValue": "0x184000477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.READS_TO_CORE.OUTSTANDING", "EventName": "OCR.READS_TO_CORE.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000000000000477", "MSRValue": "0x8000000000000477",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts streaming stores that have any type of response.", "BriefDescription": "Counts streaming stores that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.STREAMING_WR.ANY_RESPONSE", "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10800", "MSRValue": "0x10800",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that have any type of response.", "BriefDescription": "Counts uncached memory reads that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.ANY_RESPONSE", "EventName": "OCR.UC_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x100000010000", "MSRValue": "0x100000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by DRAM.", "BriefDescription": "Counts uncached memory reads that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.DRAM", "EventName": "OCR.UC_RD.DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x100184000000", "MSRValue": "0x100184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that were supplied by DRAM.", "BriefDescription": "Counts uncached memory reads that were supplied by DRAM.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.LOCAL_DRAM", "EventName": "OCR.UC_RD.LOCAL_DRAM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x100184000000", "MSRValue": "0x100184000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).", "BriefDescription": "Counts uncached memory reads that have an outstanding request. Returns the number of cycles until the response is received (i.e. XQ to XQ latency).",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_RD.OUTSTANDING", "EventName": "OCR.UC_RD.OUTSTANDING",
"MSRIndex": "0x1a6", "MSRIndex": "0x1a6",
"MSRValue": "0x8000100000000000", "MSRValue": "0x8000100000000000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts uncached memory writes that have any type of response.", "BriefDescription": "Counts uncached memory writes that have any type of response.",
"Counter": "0,1,2,3",
"EventCode": "0XB7", "EventCode": "0XB7",
"EventName": "OCR.UC_WR.ANY_RESPONSE", "EventName": "OCR.UC_WR.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x200000010000", "MSRValue": "0x200000010000",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
} }
......
tools/perf/pmu-events/arch/x86/snowridgex/pipeline.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Counts the total number of branch instructions retired for all branch types.", "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.ALL_BRANCHES", "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.", "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of near CALL branch instructions retired.", "BriefDescription": "Counts the number of near CALL branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.CALL", "EventName": "BR_INST_RETIRED.CALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xf9" "UMask": "0xf9"
}, },
{ {
"BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.", "BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.FAR_BRANCH", "EventName": "BR_INST_RETIRED.FAR_BRANCH",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xbf" "UMask": "0xbf"
}, },
{ {
"BriefDescription": "Counts the number of near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.IND_CALL", "EventName": "BR_INST_RETIRED.IND_CALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfb" "UMask": "0xfb"
}, },
{ {
"BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.", "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.JCC", "EventName": "BR_INST_RETIRED.JCC",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x7e" "UMask": "0x7e"
}, },
{ {
"BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.NON_RETURN_IND", "EventName": "BR_INST_RETIRED.NON_RETURN_IND",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xeb" "UMask": "0xeb"
}, },
{ {
"BriefDescription": "Counts the number of near relative CALL branch instructions retired.", "BriefDescription": "Counts the number of near relative CALL branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.REL_CALL", "EventName": "BR_INST_RETIRED.REL_CALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfd" "UMask": "0xfd"
}, },
{ {
"BriefDescription": "Counts the number of near RET branch instructions retired.", "BriefDescription": "Counts the number of near RET branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.RETURN", "EventName": "BR_INST_RETIRED.RETURN",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xf7" "UMask": "0xf7"
}, },
{ {
"BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.", "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.TAKEN_JCC", "EventName": "BR_INST_RETIRED.TAKEN_JCC",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfe" "UMask": "0xfe"
}, },
{ {
"BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.", "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES", "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.", "PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.IND_CALL", "EventName": "BR_MISP_RETIRED.IND_CALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfb" "UMask": "0xfb"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.", "BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.JCC", "EventName": "BR_MISP_RETIRED.JCC",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x7e" "UMask": "0x7e"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.NON_RETURN_IND", "EventName": "BR_MISP_RETIRED.NON_RETURN_IND",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xeb" "UMask": "0xeb"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.", "BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.RETURN", "EventName": "BR_MISP_RETIRED.RETURN",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xf7" "UMask": "0xf7"
}, },
{ {
"BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.", "BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc5", "EventCode": "0xc5",
"EventName": "BR_MISP_RETIRED.TAKEN_JCC", "EventName": "BR_MISP_RETIRED.TAKEN_JCC",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xfe" "UMask": "0xfe"
}, },
{ {
"BriefDescription": "Counts the total number of BTCLEARS.", "BriefDescription": "Counts the total number of BTCLEARS.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xe8", "EventCode": "0xe8",
"EventName": "BTCLEAR.ANY", "EventName": "BTCLEAR.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of BTCLEARS which occurs when the Branch Target Buffer (BTB) predicts a taken branch.", "PublicDescription": "Counts the total number of BTCLEARS which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)", "BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)",
"CollectPEBSRecord": "2",
"Counter": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.CORE", "EventName": "CPU_CLK_UNHALTED.CORE",
"PDIR_COUNTER": "NA",
"PEBScounters": "33",
"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1.", "PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of unhalted core clock cycles.", "BriefDescription": "Counts the number of unhalted core clock cycles.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.CORE_P", "EventName": "CPU_CLK_UNHALTED.CORE_P",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses a programmable general purpose performance counter.", "PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. The core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses a programmable general purpose performance counter.",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.", "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.REF", "EventName": "CPU_CLK_UNHALTED.REF",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.", "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)", "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)",
"CollectPEBSRecord": "2",
"Counter": "Fixed counter 2",
"EventName": "CPU_CLK_UNHALTED.REF_TSC", "EventName": "CPU_CLK_UNHALTED.REF_TSC",
"PDIR_COUNTER": "NA",
"PEBScounters": "34",
"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.", "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses fixed counter 2.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x3" "UMask": "0x3"
}, },
{ {
"BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.", "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x3c", "EventCode": "0x3c",
"EventName": "CPU_CLK_UNHALTED.REF_TSC_P", "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.", "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "This event is deprecated.", "BriefDescription": "This event is deprecated.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "CYCLES_DIV_BUSY.ANY", "EventName": "CYCLES_DIV_BUSY.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Counts the number of cycles the integer divider is busy.", "BriefDescription": "Counts the number of cycles the integer divider is busy.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "CYCLES_DIV_BUSY.IDIV", "EventName": "CYCLES_DIV_BUSY.IDIV",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of cycles the integer divider is busy. Does not imply a stall waiting for the divider.", "PublicDescription": "Counts the number of cycles the integer divider is busy. Does not imply a stall waiting for the divider.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the total number of instructions retired. (Fixed event)", "BriefDescription": "Counts the total number of instructions retired. (Fixed event)",
"CollectPEBSRecord": "2",
"Counter": "Fixed counter 0",
"EventName": "INST_RETIRED.ANY", "EventName": "INST_RETIRED.ANY",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "32",
"PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0.", "PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the total number of instructions retired.", "BriefDescription": "Counts the total number of instructions retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc0", "EventCode": "0xc0",
"EventName": "INST_RETIRED.ANY_P", "EventName": "INST_RETIRED.ANY_P",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses a programmable general purpose performance counter.", "PublicDescription": "Counts the total number of instructions that retired. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. This event continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses a programmable general purpose performance counter.",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.", "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.4K_ALIAS", "EventName": "LD_BLOCKS.4K_ALIAS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked for any of the following reasons: DTLB miss, address alias, store forward or data unknown (includes memory disambiguation blocks and ESP consuming load blocks).", "BriefDescription": "Counts the number of retired loads that are blocked for any of the following reasons: DTLB miss, address alias, store forward or data unknown (includes memory disambiguation blocks and ESP consuming load blocks).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.ALL", "EventName": "LD_BLOCKS.ALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.", "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.DATA_UNKNOWN", "EventName": "LD_BLOCKS.DATA_UNKNOWN",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.", "BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.STORE_FORWARD", "EventName": "LD_BLOCKS.STORE_FORWARD",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the total number of machine clears for any reason including, but not limited to, memory ordering, memory disambiguation, SMC, and FP assist.", "BriefDescription": "Counts the total number of machine clears for any reason including, but not limited to, memory ordering, memory disambiguation, SMC, and FP assist.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.ANY", "EventName": "MACHINE_CLEARS.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "20003" "SampleAfterValue": "20003"
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.", "BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.DISAMBIGUATION", "EventName": "MACHINE_CLEARS.DISAMBIGUATION",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.", "BriefDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.PAGE_FAULT", "EventName": "MACHINE_CLEARS.PAGE_FAULT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.", "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc3", "EventCode": "0xc3",
"EventName": "MACHINE_CLEARS.SMC", "EventName": "MACHINE_CLEARS.SMC",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "20003", "SampleAfterValue": "20003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.", "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.ALL", "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ) even if an FE_bound event occurs during this period. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.", "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ) even if an FE_bound event occurs during this period. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x6" "UMask": "0x6"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to fast nukes such as memory ordering and memory disambiguation machine clears.", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to fast nukes such as memory ordering and memory disambiguation machine clears.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE", "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",
"PDIR_COUNTER": "na",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.", "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS", "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS",
"PDIR_COUNTER": "na",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to branch mispredicts.", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to branch mispredicts.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT", "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event TOPDOWN_BAD_SPECULATION.FASTNUKE", "BriefDescription": "This event is deprecated. Refer to new event TOPDOWN_BAD_SPECULATION.FASTNUKE",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "TOPDOWN_BAD_SPECULATION.MONUKE", "EventName": "TOPDOWN_BAD_SPECULATION.MONUKE",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to backend stalls.", "BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to backend stalls.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.ALL", "EventName": "TOPDOWN_BE_BOUND.ALL",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to certain allocation restrictions.", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to certain allocation restrictions.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS", "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER", "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER", "EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.REGISTER", "EventName": "TOPDOWN_BE_BOUND.REGISTER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the reorder buffer being full (ROB stalls).", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the reorder buffer being full (ROB stalls).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER", "EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x40" "UMask": "0x40"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).", "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.SERIALIZATION", "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "This event is deprecated.", "BriefDescription": "This event is deprecated.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "TOPDOWN_BE_BOUND.STORE_BUFFER", "EventName": "TOPDOWN_BE_BOUND.STORE_BUFFER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to frontend stalls.", "BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to frontend stalls.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ALL", "EventName": "TOPDOWN_FE_BOUND.ALL",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT", "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.", "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER", "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.", "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x40" "UMask": "0x40"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to the microcode sequencer (MS).", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to the microcode sequencer (MS).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.CISC", "EventName": "TOPDOWN_FE_BOUND.CISC",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stalls.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stalls.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.DECODE", "EventName": "TOPDOWN_FE_BOUND.DECODE",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ITLB misses.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ITLB misses.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.ITLB", "EventName": "TOPDOWN_FE_BOUND.ITLB",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.", "PublicDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to other common frontend stalls not categorized.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to other common frontend stalls not categorized.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.OTHER", "EventName": "TOPDOWN_FE_BOUND.OTHER",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to wrong predecodes.", "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to wrong predecodes.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x71", "EventCode": "0x71",
"EventName": "TOPDOWN_FE_BOUND.PREDECODE", "EventName": "TOPDOWN_FE_BOUND.PREDECODE",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the total number of consumed retirement slots.", "BriefDescription": "Counts the total number of consumed retirement slots.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "TOPDOWN_RETIRING.ALL", "EventName": "TOPDOWN_RETIRING.ALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003" "SampleAfterValue": "1000003"
}, },
{ {
"BriefDescription": "Counts the number of uops issued by the front end every cycle.", "BriefDescription": "Counts the number of uops issued by the front end every cycle.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x0e", "EventCode": "0x0e",
"EventName": "UOPS_ISSUED.ANY", "EventName": "UOPS_ISSUED.ANY",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.", "PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.",
"SampleAfterValue": "200003" "SampleAfterValue": "200003"
}, },
{ {
"BriefDescription": "Counts the total number of uops retired.", "BriefDescription": "Counts the total number of uops retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.ALL", "EventName": "UOPS_RETIRED.ALL",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Counts the number of integer divide uops retired.", "BriefDescription": "Counts the number of integer divide uops retired.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.IDIV", "EventName": "UOPS_RETIRED.IDIV",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of uops that are from complex flows issued by the micro-sequencer (MS).", "BriefDescription": "Counts the number of uops that are from complex flows issued by the micro-sequencer (MS).",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.MS", "EventName": "UOPS_RETIRED.MS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of uops that are from complex flows issued by the Microcode Sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.", "PublicDescription": "Counts the number of uops that are from complex flows issued by the Microcode Sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of x87 uops retired, includes those in MS flows.", "BriefDescription": "Counts the number of x87 uops retired, includes those in MS flows.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.X87", "EventName": "UOPS_RETIRED.X87",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
} }
......
tools/perf/pmu-events/arch/x86/snowridgex/uncore-memory.json
View file @ 9b424083
[ [
{
"BriefDescription": "Pre-charge for reads",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x02",
"EventName": "UNC_M_PRE_COUNT.RD",
"PerPkg": "1",
"UMask": "0x04",
"Unit": "iMC"
},
{
"BriefDescription": "Pre-charge for writes",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x02",
"EventName": "UNC_M_PRE_COUNT.WR",
"PerPkg": "1",
"UMask": "0x08",
"Unit": "iMC"
},
{ {
"BriefDescription": "read requests to memory controller. Derived from unc_m_cas_count.rd", "BriefDescription": "read requests to memory controller. Derived from unc_m_cas_count.rd",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "LLC_MISSES.MEM_READ", "EventName": "LLC_MISSES.MEM_READ",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this channel. This includes underfills.",
"ScaleUnit": "64Bytes", "ScaleUnit": "64Bytes",
"UMask": "0x0f", "UMask": "0xf",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "read requests to memory controller", "BriefDescription": "write requests to memory controller. Derived from unc_m_cas_count.wr",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.RD", "EventName": "LLC_MISSES.MEM_WRITE",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.",
"ScaleUnit": "64Bytes", "ScaleUnit": "64Bytes",
"UMask": "0x0f", "UMask": "0x30",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "write requests to memory controller. Derived from unc_m_cas_count.wr", "BriefDescription": "DRAM Activate Count : All Activates",
"Counter": "0,1,2,3", "EventCode": "0x01",
"CounterType": "PGMABLE", "EventName": "UNC_M_ACT_COUNT.ALL",
"EventCode": "0x04",
"EventName": "LLC_MISSES.MEM_WRITE",
"PerPkg": "1", "PerPkg": "1",
"ScaleUnit": "64Bytes", "PublicDescription": "DRAM Activate Count : All Activates : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
"UMask": "0x30", "UMask": "0xb",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "write requests to memory controller", "BriefDescription": "DRAM Activate Count : Activate due to Bypass",
"Counter": "0,1,2,3", "EventCode": "0x01",
"CounterType": "PGMABLE", "EventName": "UNC_M_ACT_COUNT.BYP",
"EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.WR",
"PerPkg": "1", "PerPkg": "1",
"ScaleUnit": "64Bytes", "PublicDescription": "DRAM Activate Count : Activate due to Bypass : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
"UMask": "0x30", "UMask": "0x8",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "All DRAM CAS commands issued", "BriefDescription": "All DRAM CAS commands issued",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.ALL", "EventName": "UNC_M_CAS_COUNT.ALL",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the total number of DRAM CAS commands issued on this channel.",
"UMask": "0x3f", "UMask": "0x3f",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Number of DRAM Refreshes Issued", "BriefDescription": "All DRAM read CAS commands issued (including underfills)",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.RD",
"EventCode": "0x45",
"EventName": "UNC_M_DRAM_REFRESH.OPPORTUNISTIC",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issued on this channel. This includes underfills.",
"UMask": "0xf",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Number of DRAM Refreshes Issued", "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.RD_PRE_REG",
"EventCode": "0x45",
"EventName": "UNC_M_DRAM_REFRESH.PANIC",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre : DRAM RD_CAS and WR_CAS Commands : Counts the total number or DRAM Read CAS commands issued on this channel. This includes both regular RD CAS commands as well as those with explicit Precharge. AutoPre is only used in systems that are using closed page policy. We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Number of DRAM Refreshes Issued", "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.RD_PRE_UNDERFILL",
"EventCode": "0x45",
"EventName": "UNC_M_DRAM_REFRESH.HIGH",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x04", "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS and WR_CAS Commands",
"UMask": "0x8",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Allocations", "BriefDescription": "All DRAM read CAS commands issued (does not include underfills)",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.RD_REG",
"EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.PCH0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "Counts the total number of DRAM Read CAS commands issued on this channel. This includes both regular RD CAS commands as well as those with implicit Precharge. We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Allocations", "BriefDescription": "DRAM underfill read CAS commands issued",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.RD_UNDERFILL",
"EventCode": "0x10",
"EventName": "UNC_M_RPQ_INSERTS.PCH1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "Counts the total of DRAM Read CAS commands issued due to an underfill",
"UMask": "0x4",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Allocations", "BriefDescription": "All DRAM write CAS commands issued",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.WR",
"EventCode": "0x20",
"EventName": "UNC_M_WPQ_INSERTS.PCH0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-pre, on this channel.",
"UMask": "0x30",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Allocations", "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.WR_NONPRE",
"EventCode": "0x20",
"EventName": "UNC_M_WPQ_INSERTS.PCH1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre : DRAM RD_CAS and WR_CAS Commands",
"UMask": "0x10",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM Precharge commands. : Precharge due to page table", "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre",
"Counter": "0,1,2,3", "EventCode": "0x04",
"CounterType": "PGMABLE", "EventName": "UNC_M_CAS_COUNT.WR_PRE",
"EventCode": "0x02",
"EventName": "UNC_M_PRE_COUNT.PGT",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre : DRAM RD_CAS and WR_CAS Commands",
"UMask": "0x20",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Memory controller clock ticks", "BriefDescription": "Memory controller clock ticks",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventName": "UNC_M_CLOCKTICKS", "EventName": "UNC_M_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Clockticks of the integrated memory controller (IMC)",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Half clockticks for IMC", "BriefDescription": "Free running counter that increments for the Memory Controller",
"Counter": "FIXED", "EventName": "UNC_M_CLOCKTICKS_FREERUN",
"CounterType": "FIXED",
"EventCode": "0xff",
"EventName": "UNC_M_HCLOCKTICKS",
"PerPkg": "1",
"Unit": "iMC"
},
{
"BriefDescription": "Read Pending Queue Occupancy",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x80",
"EventName": "UNC_M_RPQ_OCCUPANCY_PCH0",
"PerPkg": "1",
"Unit": "iMC"
},
{
"BriefDescription": "Read Pending Queue Occupancy",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x81",
"EventName": "UNC_M_RPQ_OCCUPANCY_PCH1",
"PerPkg": "1",
"Unit": "iMC"
},
{
"BriefDescription": "Write Pending Queue Occupancy",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x82",
"EventName": "UNC_M_WPQ_OCCUPANCY_PCH0",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "UNC_M_CLOCKTICKS_FREERUN",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Occupancy", "BriefDescription": "DRAM Precharge All Commands",
"Counter": "0,1,2,3", "EventCode": "0x44",
"CounterType": "PGMABLE", "EventName": "UNC_M_DRAM_PRE_ALL",
"EventCode": "0x83",
"EventName": "UNC_M_WPQ_OCCUPANCY_PCH1",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "DRAM Precharge All Commands : Counts the number of times that the precharge all command was sent.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM Activate Count : All Activates", "BriefDescription": "Number of DRAM Refreshes Issued",
"Counter": "0,1,2,3", "EventCode": "0x45",
"CounterType": "PGMABLE", "EventName": "UNC_M_DRAM_REFRESH.HIGH",
"EventCode": "0x01",
"EventName": "UNC_M_ACT_COUNT.ALL",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x0B", "PublicDescription": "Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",
"UMask": "0x4",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM Precharge commands", "BriefDescription": "Number of DRAM Refreshes Issued",
"Counter": "0,1,2,3", "EventCode": "0x45",
"CounterType": "PGMABLE", "EventName": "UNC_M_DRAM_REFRESH.OPPORTUNISTIC",
"EventCode": "0x02",
"EventName": "UNC_M_PRE_COUNT.ALL",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x1C", "PublicDescription": "Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Data Buffer Inserts", "BriefDescription": "Number of DRAM Refreshes Issued",
"Counter": "0,1,2,3", "EventCode": "0x45",
"CounterType": "PGMABLE", "EventName": "UNC_M_DRAM_REFRESH.PANIC",
"EventCode": "0x17",
"EventName": "UNC_M_RDB_INSERTS",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Number of DRAM Refreshes Issued : Counts the number of refreshes issued.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "All DRAM read CAS commands issued (does not include underfills)", "BriefDescription": "Half clockticks for IMC",
"Counter": "0,1,2,3", "EventCode": "0xff",
"CounterType": "PGMABLE", "EventName": "UNC_M_HCLOCKTICKS",
"EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.RD_REG",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM underfill read CAS commands issued", "BriefDescription": "UNC_M_PARITY_ERRORS",
"Counter": "0,1,2,3", "EventCode": "0x2c",
"CounterType": "PGMABLE", "EventName": "UNC_M_PARITY_ERRORS",
"EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.RD_UNDERFILL",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x04",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM Activate Count : Activate due to Bypass", "BriefDescription": "UNC_M_PCLS.RD",
"Counter": "0,1,2,3", "EventCode": "0xA0",
"CounterType": "PGMABLE", "EventName": "UNC_M_PCLS.RD",
"EventCode": "0x01",
"EventName": "UNC_M_ACT_COUNT.BYP",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x08", "UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre", "BriefDescription": "UNC_M_PCLS.TOTAL",
"Counter": "0,1,2,3", "EventCode": "0xA0",
"CounterType": "PGMABLE", "EventName": "UNC_M_PCLS.TOTAL",
"EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.RD_PRE_REG",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "UMask": "0x4",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM RD_CAS and WR_CAS Commands", "BriefDescription": "UNC_M_PCLS.WR",
"Counter": "0,1,2,3", "EventCode": "0xA0",
"CounterType": "PGMABLE", "EventName": "UNC_M_PCLS.WR",
"EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.RD_PRE_UNDERFILL",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x08", "UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/ auto-pre", "BriefDescription": "Cycles where DRAM ranks are in power down (CKE) mode",
"Counter": "0,1,2,3", "EventCode": "0x85",
"CounterType": "PGMABLE", "EventName": "UNC_M_POWER_CHANNEL_PPD",
"EventCode": "0x04", "MetricExpr": "(UNC_M_POWER_CHANNEL_PPD / UNC_M_CLOCKTICKS) * 100",
"EventName": "UNC_M_CAS_COUNT.WR_PRE", "MetricName": "power_channel_ppd",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x20", "PublicDescription": "Channel PPD Cycles : Number of cycles when all the ranks in the channel are in PPD mode. If IBT=off is enabled, then this can be used to count those cycles. If it is not enabled, then this can count the number of cycles when that could have been taken advantage of.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID", "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x47", "EventCode": "0x47",
"EventName": "UNC_M_POWER_CKE_CYCLES.LOW_0", "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode. The filter allows you to select a rank to monitor. If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation. Multiple counters will need to be used to track multiple ranks simultaneously. There is no distinction between the different CKE modes (APD, PPDS, PPDF). This can be determined based on the system programming. These events should commonly be used with Invert to get the number of cycles in power saving mode. Edge Detect is also useful here. Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID", "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x47", "EventCode": "0x47",
"EventName": "UNC_M_POWER_CKE_CYCLES.LOW_1", "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode. The filter allows you to select a rank to monitor. If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation. Multiple counters will need to be used to track multiple ranks simultaneously. There is no distinction between the different CKE modes (APD, PPDS, PPDF). This can be determined based on the system programming. These events should commonly be used with Invert to get the number of cycles in power saving mode. Edge Detect is also useful here. Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID", "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x47", "EventCode": "0x47",
"EventName": "UNC_M_POWER_CKE_CYCLES.LOW_2", "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_2",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x04", "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode. The filter allows you to select a rank to monitor. If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation. Multiple counters will need to be used to track multiple ranks simultaneously. There is no distinction between the different CKE modes (APD, PPDS, PPDF). This can be determined based on the system programming. These events should commonly be used with Invert to get the number of cycles in power saving mode. Edge Detect is also useful here. Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
"UMask": "0x4",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID", "BriefDescription": "CKE_ON_CYCLES by Rank : DIMM ID",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x47", "EventCode": "0x47",
"EventName": "UNC_M_POWER_CKE_CYCLES.LOW_3", "EventName": "UNC_M_POWER_CKE_CYCLES.LOW_3",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x08", "PublicDescription": "CKE_ON_CYCLES by Rank : DIMM ID : Number of cycles spent in CKE ON mode. The filter allows you to select a rank to monitor. If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation. Multiple counters will need to be used to track multiple ranks simultaneously. There is no distinction between the different CKE modes (APD, PPDS, PPDF). This can be determined based on the system programming. These events should commonly be used with Invert to get the number of cycles in power saving mode. Edge Detect is also useful here. Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).",
"UMask": "0x8",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Throttle Cycles for Rank 0", "BriefDescription": "Throttle Cycles for Rank 0",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x86", "EventCode": "0x86",
"EventName": "UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT0", "EventName": "UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling. It is not possible to distinguish between the two. This can be filtered by rank. If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1. : Thermal throttling is performed per DIMM. We support 3 DIMMs per channel. This ID allows us to filter by ID.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Throttle Cycles for Rank 0", "BriefDescription": "Throttle Cycles for Rank 0",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x86", "EventCode": "0x86",
"EventName": "UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT1", "EventName": "UNC_M_POWER_CRIT_THROTTLE_CYCLES.SLOT1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling. It is not possible to distinguish between the two. This can be filtered by rank. If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.",
"UMask": "0x2",
"Unit": "iMC"
},
{
"BriefDescription": "Cycles Memory is in self refresh power mode",
"EventCode": "0x43",
"EventName": "UNC_M_POWER_SELF_REFRESH",
"MetricExpr": "(UNC_M_POWER_SELF_REFRESH / UNC_M_CLOCKTICKS) * 100",
"MetricName": "power_self_refresh",
"PerPkg": "1",
"PublicDescription": "Clock-Enabled Self-Refresh : Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock. This happens in some package C-states. For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing. One use of this is for Monroe technology. Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Throttle Cycles for Rank 0", "BriefDescription": "Throttle Cycles for Rank 0",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x46", "EventCode": "0x46",
"EventName": "UNC_M_POWER_THROTTLE_CYCLES.SLOT0", "EventName": "UNC_M_POWER_THROTTLE_CYCLES.SLOT0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling. It is not possible to distinguish between the two. This can be filtered by rank. If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1. : Thermal throttling is performed per DIMM. We support 3 DIMMs per channel. This ID allows us to filter by ID.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Throttle Cycles for Rank 0", "BriefDescription": "Throttle Cycles for Rank 0",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x46", "EventCode": "0x46",
"EventName": "UNC_M_POWER_THROTTLE_CYCLES.SLOT1", "EventName": "UNC_M_POWER_THROTTLE_CYCLES.SLOT1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "Throttle Cycles for Rank 0 : Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling. It is not possible to distinguish between the two. This can be filtered by rank. If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Not Empty", "BriefDescription": "DRAM Precharge commands.",
"Counter": "0,1,2,3", "EventCode": "0x02",
"CounterType": "PGMABLE", "EventName": "UNC_M_PRE_COUNT.ALL",
"EventCode": "0x11",
"EventName": "UNC_M_RPQ_CYCLES_NE.PCH0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
"UMask": "0x1c",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Not Empty", "BriefDescription": "Pre-charges due to page misses",
"Counter": "0,1,2,3", "EventCode": "0x02",
"CounterType": "PGMABLE", "EventName": "UNC_M_PRE_COUNT.PAGE_MISS",
"EventCode": "0x11",
"EventName": "UNC_M_RPQ_CYCLES_NE.PCH1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "DRAM Precharge commands. : Precharge due to page miss : Counts the number of DRAM Precharge commands sent on this channel. : Pages Misses are due to precharges from bank scheduler (rd/wr requests)",
"UMask": "0xc",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Not Empty", "BriefDescription": "DRAM Precharge commands. : Precharge due to page table",
"Counter": "0,1,2,3", "EventCode": "0x02",
"CounterType": "PGMABLE", "EventName": "UNC_M_PRE_COUNT.PGT",
"EventCode": "0x21",
"EventName": "UNC_M_WPQ_CYCLES_NE.PCH0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "DRAM Precharge commands. : Precharge due to page table : Counts the number of DRAM Precharge commands sent on this channel. : Prechages from Page Table",
"UMask": "0x10",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Not Empty", "BriefDescription": "Pre-charge for reads",
"Counter": "0,1,2,3", "EventCode": "0x02",
"CounterType": "PGMABLE", "EventName": "UNC_M_PRE_COUNT.RD",
"EventCode": "0x21",
"EventName": "UNC_M_WPQ_CYCLES_NE.PCH1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "DRAM Precharge commands. : Precharge due to read : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from read bank scheduler",
"UMask": "0x4",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue CAM Match", "BriefDescription": "Pre-charge for writes",
"Counter": "0,1,2,3", "EventCode": "0x02",
"CounterType": "PGMABLE", "EventName": "UNC_M_PRE_COUNT.WR",
"EventCode": "0x23",
"EventName": "UNC_M_WPQ_READ_HIT.PCH0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01", "PublicDescription": "DRAM Precharge commands. : Precharge due to write : Counts the number of DRAM Precharge commands sent on this channel. : Precharge from write bank scheduler",
"UMask": "0x8",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue CAM Match", "BriefDescription": "Read Data Buffer Full",
"Counter": "0,1,2,3", "EventCode": "0x19",
"CounterType": "PGMABLE", "EventName": "UNC_M_RDB_FULL",
"EventCode": "0x23",
"EventName": "UNC_M_WPQ_READ_HIT.PCH1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue CAM Match", "BriefDescription": "Read Data Buffer Inserts",
"Counter": "0,1,2,3", "EventCode": "0x17",
"CounterType": "PGMABLE", "EventName": "UNC_M_RDB_INSERTS",
"EventCode": "0x24",
"EventName": "UNC_M_WPQ_WRITE_HIT.PCH0",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue CAM Match", "BriefDescription": "Read Data Buffer Not Empty",
"Counter": "0,1,2,3", "EventCode": "0x18",
"CounterType": "PGMABLE", "EventName": "UNC_M_RDB_NOT_EMPTY",
"EventCode": "0x24",
"EventName": "UNC_M_WPQ_WRITE_HIT.PCH1",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "UNC_M_PCLS.RD", "BriefDescription": "Read Data Buffer Occupancy",
"Counter": "0,1,2,3", "EventCode": "0x1A",
"CounterType": "PGMABLE", "EventName": "UNC_M_RDB_OCCUPANCY",
"EventCode": "0xA0",
"EventName": "UNC_M_PCLS.RD",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x01",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "UNC_M_PCLS.WR", "BriefDescription": "Read Pending Queue Full Cycles",
"Counter": "0,1,2,3", "EventCode": "0x12",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_CYCLES_FULL_PCH0",
"EventCode": "0xA0",
"EventName": "UNC_M_PCLS.WR",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x02", "PublicDescription": "Read Pending Queue Full Cycles : Counts the number of cycles when the Read Pending Queue is full. When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC. This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead. We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM. This event only tracks non-ISOC queue entries.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "UNC_M_PCLS.TOTAL", "BriefDescription": "Read Pending Queue Full Cycles",
"Counter": "0,1,2,3", "EventCode": "0x15",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_CYCLES_FULL_PCH1",
"EventCode": "0xA0",
"EventName": "UNC_M_PCLS.TOTAL",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x04", "PublicDescription": "Read Pending Queue Full Cycles : Counts the number of cycles when the Read Pending Queue is full. When the RPQ is full, the HA will not be able to issue any additional read requests into the iMC. This count should be similar count in the HA which tracks the number of cycles that the HA has no RPQ credits, just somewhat smaller to account for the credit return overhead. We generally do not expect to see RPQ become full except for potentially during Write Major Mode or while running with slow DRAM. This event only tracks non-ISOC queue entries.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM Precharge All Commands", "BriefDescription": "Read Pending Queue Not Empty",
"Counter": "0,1,2,3", "EventCode": "0x11",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_CYCLES_NE.PCH0",
"EventCode": "0x44",
"EventName": "UNC_M_DRAM_PRE_ALL",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Read Pending Queue Not Empty : Counts the number of cycles that the Read Pending Queue is not empty. This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count). The RPQ is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "UNC_M_PARITY_ERRORS", "BriefDescription": "Read Pending Queue Not Empty",
"Counter": "0,1,2,3", "EventCode": "0x11",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_CYCLES_NE.PCH1",
"EventCode": "0x2c",
"EventName": "UNC_M_PARITY_ERRORS",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Read Pending Queue Not Empty : Counts the number of cycles that the Read Pending Queue is not empty. This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count). The RPQ is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Cycles where DRAM ranks are in power down (CKE) mode", "BriefDescription": "Read Pending Queue Allocations",
"Counter": "0,1,2,3", "EventCode": "0x10",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_INSERTS.PCH0",
"EventCode": "0x85",
"EventName": "UNC_M_POWER_CHANNEL_PPD",
"MetricExpr": "(UNC_M_POWER_CHANNEL_PPD / UNC_M_CLOCKTICKS) * 100.",
"MetricName": "power_channel_ppd %",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Cycles Memory is in self refresh power mode", "BriefDescription": "Read Pending Queue Allocations",
"Counter": "0,1,2,3", "EventCode": "0x10",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_INSERTS.PCH1",
"EventCode": "0x43",
"EventName": "UNC_M_POWER_SELF_REFRESH",
"MetricExpr": "(UNC_M_POWER_SELF_REFRESH / UNC_M_CLOCKTICKS) * 100.",
"MetricName": "power_self_refresh %",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Data Buffer Full", "BriefDescription": "Read Pending Queue Occupancy",
"Counter": "0,1,2,3", "EventCode": "0x80",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_OCCUPANCY_PCH0",
"EventCode": "0x19",
"EventName": "UNC_M_RDB_FULL",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle. This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations). The RPQ is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Data Buffer Not Empty", "BriefDescription": "Read Pending Queue Occupancy",
"Counter": "0,1,2,3", "EventCode": "0x81",
"CounterType": "PGMABLE", "EventName": "UNC_M_RPQ_OCCUPANCY_PCH1",
"EventCode": "0x18",
"EventName": "UNC_M_RDB_NOT_EMPTY",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle. This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations). The RPQ is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Data Buffer Occupancy", "BriefDescription": "Write Pending Queue Full Cycles",
"Counter": "0,1,2,3", "EventCode": "0x22",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_CYCLES_FULL_PCH0",
"EventCode": "0x1A",
"EventName": "UNC_M_RDB_OCCUPANCY",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Write Pending Queue Full Cycles : Counts the number of cycles when the Write Pending Queue is full. When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC. This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Full Cycles", "BriefDescription": "Write Pending Queue Full Cycles",
"Counter": "0,1,2,3", "EventCode": "0x16",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_CYCLES_FULL_PCH1",
"EventCode": "0x12",
"EventName": "UNC_M_RPQ_CYCLES_FULL_PCH0",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Write Pending Queue Full Cycles : Counts the number of cycles when the Write Pending Queue is full. When the WPQ is full, the HA will not be able to issue any additional write requests into the iMC. This count should be similar count in the CHA which tracks the number of cycles that the CHA has no WPQ credits, just somewhat smaller to account for the credit return overhead.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Read Pending Queue Full Cycles", "BriefDescription": "Write Pending Queue Not Empty",
"Counter": "0,1,2,3", "EventCode": "0x21",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_CYCLES_NE.PCH0",
"EventCode": "0x15",
"EventName": "UNC_M_RPQ_CYCLES_FULL_PCH1",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Write Pending Queue Not Empty : Counts the number of cycles that the Write Pending Queue is not empty. This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC. This is not to be confused with actually performing the write to DRAM. Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Full Cycles", "BriefDescription": "Write Pending Queue Not Empty",
"Counter": "0,1,2,3", "EventCode": "0x21",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_CYCLES_NE.PCH1",
"EventCode": "0x22",
"EventName": "UNC_M_WPQ_CYCLES_FULL_PCH0",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Write Pending Queue Not Empty : Counts the number of cycles that the Write Pending Queue is not empty. This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC. This is not to be confused with actually performing the write to DRAM. Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Write Pending Queue Full Cycles", "BriefDescription": "Write Pending Queue Allocations",
"Counter": "0,1,2,3", "EventCode": "0x20",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_INSERTS.PCH0",
"EventCode": "0x16",
"EventName": "UNC_M_WPQ_CYCLES_FULL_PCH1",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue. This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
"UMask": "0x1",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre", "BriefDescription": "Write Pending Queue Allocations",
"Counter": "0,1,2,3", "EventCode": "0x20",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_INSERTS.PCH1",
"EventCode": "0x04",
"EventName": "UNC_M_CAS_COUNT.WR_NONPRE",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x10", "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue. This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Pre-charges due to page misses", "BriefDescription": "Write Pending Queue Occupancy",
"Counter": "0,1,2,3", "EventCode": "0x82",
"CounterType": "PGMABLE", "EventName": "UNC_M_WPQ_OCCUPANCY_PCH0",
"EventCode": "0x02",
"EventName": "UNC_M_PRE_COUNT.PAGE_MISS",
"PerPkg": "1", "PerPkg": "1",
"UMask": "0x0c", "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle. This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC. This is not to be confused with actually performing the write to DRAM. Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies. So, we provide filtering based on if the request has posted or not. By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA. The posted filter, on the other hand, provides information about how much queueing is actually happenning in the iMC for writes before they are actually issued to memory. High average occupancies will generally coincide with high write major mode counts.",
"Unit": "iMC" "Unit": "iMC"
}, },
{ {
"BriefDescription": "Free running counter that increments for the Memory Controller", "BriefDescription": "Write Pending Queue Occupancy",
"Counter": "4", "EventCode": "0x83",
"CounterType": "FREERUN", "EventName": "UNC_M_WPQ_OCCUPANCY_PCH1",
"EventName": "UNC_M_CLOCKTICKS_FREERUN", "PerPkg": "1",
"PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle. This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC. This is not to be confused with actually performing the write to DRAM. Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies. So, we provide filtering based on if the request has posted or not. By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA. The posted filter, on the other hand, provides information about how much queueing is actually happenning in the iMC for writes before they are actually issued to memory. High average occupancies will generally coincide with high write major mode counts.",
"Unit": "iMC"
},
{
"BriefDescription": "Write Pending Queue CAM Match",
"EventCode": "0x23",
"EventName": "UNC_M_WPQ_READ_HIT.PCH0",
"PerPkg": "1",
"PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue). The iMC allows writes and reads to pass up other writes to different addresses. Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address. When reads hit, they are able to directly pull their data from the WPQ instead of going to memory. Writes that hit will overwrite the existing data. Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
"UMask": "0x1",
"Unit": "iMC"
},
{
"BriefDescription": "Write Pending Queue CAM Match",
"EventCode": "0x23",
"EventName": "UNC_M_WPQ_READ_HIT.PCH1",
"PerPkg": "1",
"PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue). The iMC allows writes and reads to pass up other writes to different addresses. Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address. When reads hit, they are able to directly pull their data from the WPQ instead of going to memory. Writes that hit will overwrite the existing data. Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
"UMask": "0x2",
"Unit": "iMC"
},
{
"BriefDescription": "Write Pending Queue CAM Match",
"EventCode": "0x24",
"EventName": "UNC_M_WPQ_WRITE_HIT.PCH0",
"PerPkg": "1",
"PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue). The iMC allows writes and reads to pass up other writes to different addresses. Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address. When reads hit, they are able to directly pull their data from the WPQ instead of going to memory. Writes that hit will overwrite the existing data. Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
"UMask": "0x1",
"Unit": "iMC"
},
{
"BriefDescription": "Write Pending Queue CAM Match",
"EventCode": "0x24",
"EventName": "UNC_M_WPQ_WRITE_HIT.PCH1",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Write Pending Queue CAM Match : Counts the number of times a request hits in the WPQ (write-pending queue). The iMC allows writes and reads to pass up other writes to different addresses. Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address. When reads hit, they are able to directly pull their data from the WPQ instead of going to memory. Writes that hit will overwrite the existing data. Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.",
"UMask": "0x2",
"Unit": "iMC" "Unit": "iMC"
} }
] ]
tools/perf/pmu-events/arch/x86/snowridgex/uncore-other.json
View file @ 9b424083
This source diff could not be displayed because it is too large. You can view the blob instead.
tools/perf/pmu-events/arch/x86/snowridgex/uncore-power.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Clockticks of the power control unit (PCU)", "BriefDescription": "Clockticks of the power control unit (PCU)",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventName": "UNC_P_CLOCKTICKS", "EventName": "UNC_P_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "UNC_P_CORE_TRANSITION_CYCLES", "BriefDescription": "UNC_P_CORE_TRANSITION_CYCLES",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "UNC_P_CORE_TRANSITION_CYCLES", "EventName": "UNC_P_CORE_TRANSITION_CYCLES",
"PerPkg": "1", "PerPkg": "1",
...@@ -18,8 +14,6 @@ ...@@ -18,8 +14,6 @@
}, },
{ {
"BriefDescription": "UNC_P_DEMOTIONS", "BriefDescription": "UNC_P_DEMOTIONS",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x30", "EventCode": "0x30",
"EventName": "UNC_P_DEMOTIONS", "EventName": "UNC_P_DEMOTIONS",
"PerPkg": "1", "PerPkg": "1",
...@@ -27,44 +21,38 @@ ...@@ -27,44 +21,38 @@
}, },
{ {
"BriefDescription": "Phase Shed 0 Cycles", "BriefDescription": "Phase Shed 0 Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x75", "EventCode": "0x75",
"EventName": "UNC_P_FIVR_PS_PS0_CYCLES", "EventName": "UNC_P_FIVR_PS_PS0_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Phase Shed 0 Cycles : Cycles spent in phase-shedding power state 0",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Phase Shed 1 Cycles", "BriefDescription": "Phase Shed 1 Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x76", "EventCode": "0x76",
"EventName": "UNC_P_FIVR_PS_PS1_CYCLES", "EventName": "UNC_P_FIVR_PS_PS1_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Phase Shed 1 Cycles : Cycles spent in phase-shedding power state 1",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Phase Shed 2 Cycles", "BriefDescription": "Phase Shed 2 Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x77", "EventCode": "0x77",
"EventName": "UNC_P_FIVR_PS_PS2_CYCLES", "EventName": "UNC_P_FIVR_PS_PS2_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Phase Shed 2 Cycles : Cycles spent in phase-shedding power state 2",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Phase Shed 3 Cycles", "BriefDescription": "Phase Shed 3 Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x78", "EventCode": "0x78",
"EventName": "UNC_P_FIVR_PS_PS3_CYCLES", "EventName": "UNC_P_FIVR_PS_PS3_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Phase Shed 3 Cycles : Cycles spent in phase-shedding power state 3",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "AVX256 Frequency Clipping", "BriefDescription": "AVX256 Frequency Clipping",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "UNC_P_FREQ_CLIP_AVX256", "EventName": "UNC_P_FREQ_CLIP_AVX256",
"PerPkg": "1", "PerPkg": "1",
...@@ -72,8 +60,6 @@ ...@@ -72,8 +60,6 @@
}, },
{ {
"BriefDescription": "AVX512 Frequency Clipping", "BriefDescription": "AVX512 Frequency Clipping",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x4a", "EventCode": "0x4a",
"EventName": "UNC_P_FREQ_CLIP_AVX512", "EventName": "UNC_P_FREQ_CLIP_AVX512",
"PerPkg": "1", "PerPkg": "1",
...@@ -81,155 +67,137 @@ ...@@ -81,155 +67,137 @@
}, },
{ {
"BriefDescription": "Thermal Strongest Upper Limit Cycles", "BriefDescription": "Thermal Strongest Upper Limit Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x04", "EventCode": "0x04",
"EventName": "UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES", "EventName": "UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Thermal Strongest Upper Limit Cycles : Number of cycles any frequency is reduced due to a thermal limit. Count only if throttling is occurring.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Power Strongest Upper Limit Cycles", "BriefDescription": "Power Strongest Upper Limit Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x05", "EventCode": "0x05",
"EventName": "UNC_P_FREQ_MAX_POWER_CYCLES", "EventName": "UNC_P_FREQ_MAX_POWER_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Power Strongest Upper Limit Cycles : Counts the number of cycles when power is the upper limit on frequency.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "IO P Limit Strongest Lower Limit Cycles", "BriefDescription": "IO P Limit Strongest Lower Limit Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "UNC_P_FREQ_MIN_IO_P_CYCLES", "EventName": "UNC_P_FREQ_MIN_IO_P_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "IO P Limit Strongest Lower Limit Cycles : Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower. This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW. This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Cycles spent changing Frequency", "BriefDescription": "Cycles spent changing Frequency",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "UNC_P_FREQ_TRANS_CYCLES", "EventName": "UNC_P_FREQ_TRANS_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Cycles spent changing Frequency : Counts the number of cycles when the system is changing frequency. This can not be filtered by thread ID. One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Memory Phase Shedding Cycles", "BriefDescription": "Memory Phase Shedding Cycles",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x2F", "EventCode": "0x2F",
"EventName": "UNC_P_MEMORY_PHASE_SHEDDING_CYCLES", "EventName": "UNC_P_MEMORY_PHASE_SHEDDING_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Memory Phase Shedding Cycles : Counts the number of cycles that the PCU has triggered memory phase shedding. This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C0", "BriefDescription": "Package C State Residency - C0",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x2A", "EventCode": "0x2A",
"EventName": "UNC_P_PKG_RESIDENCY_C0_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C0_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Package C State Residency - C0 : Counts the number of cycles when the package was in C0. This event can be used in conjunction with edge detect to count C0 entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C2E", "BriefDescription": "Package C State Residency - C2E",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x2B", "EventCode": "0x2B",
"EventName": "UNC_P_PKG_RESIDENCY_C2E_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C2E_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Package C State Residency - C2E : Counts the number of cycles when the package was in C2E. This event can be used in conjunction with edge detect to count C2E entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C3", "BriefDescription": "Package C State Residency - C3",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x2C", "EventCode": "0x2C",
"EventName": "UNC_P_PKG_RESIDENCY_C3_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C3_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Package C State Residency - C3 : Counts the number of cycles when the package was in C3. This event can be used in conjunction with edge detect to count C3 entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C6", "BriefDescription": "Package C State Residency - C6",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x2D", "EventCode": "0x2D",
"EventName": "UNC_P_PKG_RESIDENCY_C6_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C6_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Package C State Residency - C6 : Counts the number of cycles when the package was in C6. This event can be used in conjunction with edge detect to count C6 entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "UNC_P_PMAX_THROTTLED_CYCLES", "BriefDescription": "UNC_P_PMAX_THROTTLED_CYCLES",
"Counter": "0,1,2,3",
"CounterType": "PGMABLE",
"EventCode": "0x06", "EventCode": "0x06",
"EventName": "UNC_P_PMAX_THROTTLED_CYCLES", "EventName": "UNC_P_PMAX_THROTTLED_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "External Prochot", "BriefDescription": "Number of cores in C-State : C0 and C1",
"Counter": "0,1,2,3", "EventCode": "0x80",
"CounterType": "PGMABLE", "EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C0",
"EventCode": "0x0A",
"EventName": "UNC_P_PROCHOT_EXTERNAL_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Number of cores in C-State : C0 and C1 : This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Internal Prochot", "BriefDescription": "Number of cores in C-State : C3",
"Counter": "0,1,2,3", "EventCode": "0x80",
"CounterType": "PGMABLE", "EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C3",
"EventCode": "0x09",
"EventName": "UNC_P_PROCHOT_INTERNAL_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Number of cores in C-State : C3 : This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Total Core C State Transition Cycles", "BriefDescription": "Number of cores in C-State : C6 and C7",
"Counter": "0,1,2,3", "EventCode": "0x80",
"CounterType": "PGMABLE", "EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C6",
"EventCode": "0x72",
"EventName": "UNC_P_TOTAL_TRANSITION_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Number of cores in C-State : C6 and C7 : This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "VR Hot", "BriefDescription": "External Prochot",
"Counter": "0,1,2,3", "EventCode": "0x0A",
"CounterType": "PGMABLE", "EventName": "UNC_P_PROCHOT_EXTERNAL_CYCLES",
"EventCode": "0x42",
"EventName": "UNC_P_VR_HOT_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "External Prochot : Counts the number of cycles that we are in external PROCHOT mode. This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Number of cores in C-State : C0 and C1", "BriefDescription": "Internal Prochot",
"Counter": "0,1,2,3", "EventCode": "0x09",
"CounterType": "PGMABLE", "EventName": "UNC_P_PROCHOT_INTERNAL_CYCLES",
"EventCode": "0x80",
"EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C0",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Internal Prochot : Counts the number of cycles that we are in Internal PROCHOT mode. This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Number of cores in C-State : C3", "BriefDescription": "Total Core C State Transition Cycles",
"Counter": "0,1,2,3", "EventCode": "0x72",
"CounterType": "PGMABLE", "EventName": "UNC_P_TOTAL_TRANSITION_CYCLES",
"EventCode": "0x80",
"EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C3",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Total Core C State Transition Cycles : Number of cycles spent performing core C state transitions across all cores.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Number of cores in C-State : C6 and C7", "BriefDescription": "VR Hot",
"Counter": "0,1,2,3", "EventCode": "0x42",
"CounterType": "PGMABLE", "EventName": "UNC_P_VR_HOT_CYCLES",
"EventCode": "0x80",
"EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C6",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "VR Hot : Number of cycles that a CPU SVID VR is hot. Does not cover DRAM VRs",
"Unit": "PCU" "Unit": "PCU"
} }
] ]
tools/perf/pmu-events/arch/x86/snowridgex/virtual-memory.json
View file @ 9b424083
[ [
{ {
"BriefDescription": "Counts the number of page walks due to loads that miss the PDE (Page Directory Entry) cache.", "BriefDescription": "Counts the number of page walks due to loads that miss the PDE (Page Directory Entry) cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS", "EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Account for all page sizes. Will result in a DTLB write from STLB.", "BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Account for all page sizes. Will result in a DTLB write from STLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.STLB_HIT", "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page size.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page size.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xe" "UMask": "0xe"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 1G page.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 1G page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1GB pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1GB pages. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.", "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for demand loads every cycle.", "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for demand loads every cycle.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING", "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for demand loads every cycle. A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.", "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for demand loads every cycle. A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of page walks due to stores that miss the PDE (Page Directory Entry) cache.", "BriefDescription": "Counts the number of page walks due to stores that miss the PDE (Page Directory Entry) cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.PDE_CACHE_MISS", "EventName": "DTLB_STORE_MISSES.PDE_CACHE_MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Account for all pages sizes. Will result in a DTLB write from STLB.", "BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Account for all pages sizes. Will result in a DTLB write from STLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.STLB_HIT", "EventName": "DTLB_STORE_MISSES.STLB_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to any page size.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to any page size.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xe" "UMask": "0xe"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.", "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.", "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_PENDING", "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle. A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.", "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle. A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of Extended Page Directory Entry hits.", "BriefDescription": "Counts the number of Extended Page Directory Entry hits.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x4f", "EventCode": "0x4f",
"EventName": "EPT.EPDE_HIT", "EventName": "EPT.EPDE_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of Extended Page Directory Entry hits. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.", "PublicDescription": "Counts the number of Extended Page Directory Entry hits. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts the number of Extended Page Directory Entry misses.", "BriefDescription": "Counts the number of Extended Page Directory Entry misses.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x4f", "EventCode": "0x4f",
"EventName": "EPT.EPDE_MISS", "EventName": "EPT.EPDE_MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number Extended Page Directory Entry misses. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.", "PublicDescription": "Counts the number Extended Page Directory Entry misses. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of Extended Page Directory Pointer Entry hits.", "BriefDescription": "Counts the number of Extended Page Directory Pointer Entry hits.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x4f", "EventCode": "0x4f",
"EventName": "EPT.EPDPE_HIT", "EventName": "EPT.EPDPE_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number Extended Page Directory Pointer Entry hits. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.", "PublicDescription": "Counts the number Extended Page Directory Pointer Entry hits. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of Extended Page Directory Pointer Entry misses.", "BriefDescription": "Counts the number of Extended Page Directory Pointer Entry misses.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x4f", "EventCode": "0x4f",
"EventName": "EPT.EPDPE_MISS", "EventName": "EPT.EPDPE_MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number Extended Page Directory Pointer Entry misses. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.", "PublicDescription": "Counts the number Extended Page Directory Pointer Entry misses. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding for an Extended Page table walk including GTLB hits per cycle.", "BriefDescription": "Counts the number of page walks outstanding for an Extended Page table walk including GTLB hits per cycle.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x4f", "EventCode": "0x4f",
"EventName": "EPT.WALK_PENDING", "EventName": "EPT.WALK_PENDING",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks outstanding for an Extended Page table walk including GTLB hits per cycle. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.", "PublicDescription": "Counts the number of page walks outstanding for an Extended Page table walk including GTLB hits per cycle. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.", "BriefDescription": "Counts the number of times there was an ITLB miss and a new translation was filled into the ITLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x81", "EventCode": "0x81",
"EventName": "ITLB.FILLS", "EventName": "ITLB.FILLS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) and a new translation was filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.", "PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) and a new translation was filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of page walks due to an instruction fetch that miss the PDE (Page Directory Entry) cache.", "BriefDescription": "Counts the number of page walks due to an instruction fetch that miss the PDE (Page Directory Entry) cache.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.PDE_CACHE_MISS", "EventName": "ITLB_MISSES.PDE_CACHE_MISS",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x80" "UMask": "0x80"
}, },
{ {
"BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.", "BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.STLB_HIT", "EventName": "ITLB_MISSES.STLB_HIT",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x20" "UMask": "0x20"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED", "EventName": "ITLB_MISSES.WALK_COMPLETED",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0xe" "UMask": "0xe"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 1G page.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 1G page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G", "EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 1G pages. Includes page walks that page fault.",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M", "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x4" "UMask": "0x4"
}, },
{ {
"BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.", "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K", "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.", "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for instruction fetches every cycle.", "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for instruction fetches every cycle.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_PENDING", "EventName": "ITLB_MISSES.WALK_PENDING",
"PDIR_COUNTER": "NA",
"PEBScounters": "0,1,2,3",
"PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for instruction fetches every cycle. A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk).", "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for instruction fetches every cycle. A page walk is outstanding from start till PMH becomes idle again (ready to serve next walk).",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x10" "UMask": "0x10"
}, },
{ {
"BriefDescription": "Counts the number of retired loads that are blocked due to a first level TLB miss.", "BriefDescription": "Counts the number of retired loads that are blocked due to a first level TLB miss.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.DTLB_MISS", "EventName": "LD_BLOCKS.DTLB_MISS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "1000003", "SampleAfterValue": "1000003",
"UMask": "0x8" "UMask": "0x8"
}, },
{ {
"BriefDescription": "Counts the number of memory uops retired that missed in the second level TLB.", "BriefDescription": "Counts the number of memory uops retired that missed in the second level TLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS", "EventName": "MEM_UOPS_RETIRED.DTLB_MISS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x13" "UMask": "0x13"
}, },
{ {
"BriefDescription": "Counts the number of load uops retired that miss in the second Level TLB.", "BriefDescription": "Counts the number of load uops retired that miss in the second Level TLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS_LOADS", "EventName": "MEM_UOPS_RETIRED.DTLB_MISS_LOADS",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x11" "UMask": "0x11"
}, },
{ {
"BriefDescription": "Counts the number of store uops retired that miss in the second level TLB.", "BriefDescription": "Counts the number of store uops retired that miss in the second level TLB.",
"CollectPEBSRecord": "2",
"Counter": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xd0", "EventCode": "0xd0",
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS_STORES", "EventName": "MEM_UOPS_RETIRED.DTLB_MISS_STORES",
"PEBS": "1", "PEBS": "1",
"PEBScounters": "0,1,2,3",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"UMask": "0x12" "UMask": "0x12"
} }
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7