Commit 9d498d0b authored by Hsin-Hsiung Wang's avatar Hsin-Hsiung Wang Committed by Matthias Brugger

soc: mediatek: pwrap: add arbiter capability

Add arbiter capability for pwrap driver.
The arbiter capability uses new design to judge the priority and latency
for multi-channel.
The design with arbiter support cannot change the watchdog timer.
This patch is preparing for adding mt6873/8192 pwrap support.
Signed-off-by: default avatarHsin-Hsiung Wang <hsin-hsiung.wang@mediatek.com>
Link: https://lore.kernel.org/r/1615563286-22126-3-git-send-email-hsin-hsiung.wang@mediatek.comSigned-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent d337ed03
...@@ -25,10 +25,12 @@ ...@@ -25,10 +25,12 @@
/* macro for wrapper status */ /* macro for wrapper status */
#define PWRAP_GET_WACS_RDATA(x) (((x) >> 0) & 0x0000ffff) #define PWRAP_GET_WACS_RDATA(x) (((x) >> 0) & 0x0000ffff)
#define PWRAP_GET_WACS_ARB_FSM(x) (((x) >> 1) & 0x00000007)
#define PWRAP_GET_WACS_FSM(x) (((x) >> 16) & 0x00000007) #define PWRAP_GET_WACS_FSM(x) (((x) >> 16) & 0x00000007)
#define PWRAP_GET_WACS_REQ(x) (((x) >> 19) & 0x00000001) #define PWRAP_GET_WACS_REQ(x) (((x) >> 19) & 0x00000001)
#define PWRAP_STATE_SYNC_IDLE0 BIT(20) #define PWRAP_STATE_SYNC_IDLE0 BIT(20)
#define PWRAP_STATE_INIT_DONE0 BIT(21) #define PWRAP_STATE_INIT_DONE0 BIT(21)
#define PWRAP_STATE_INIT_DONE1 BIT(15)
/* macro for WACS FSM */ /* macro for WACS FSM */
#define PWRAP_WACS_FSM_IDLE 0x00 #define PWRAP_WACS_FSM_IDLE 0x00
...@@ -74,6 +76,7 @@ ...@@ -74,6 +76,7 @@
#define PWRAP_CAP_DCM BIT(2) #define PWRAP_CAP_DCM BIT(2)
#define PWRAP_CAP_INT1_EN BIT(3) #define PWRAP_CAP_INT1_EN BIT(3)
#define PWRAP_CAP_WDT_SRC1 BIT(4) #define PWRAP_CAP_WDT_SRC1 BIT(4)
#define PWRAP_CAP_ARB BIT(5)
/* defines for slave device wrapper registers */ /* defines for slave device wrapper registers */
enum dew_regs { enum dew_regs {
...@@ -340,6 +343,8 @@ enum pwrap_regs { ...@@ -340,6 +343,8 @@ enum pwrap_regs {
PWRAP_DCM_DBC_PRD, PWRAP_DCM_DBC_PRD,
PWRAP_EINT_STA0_ADR, PWRAP_EINT_STA0_ADR,
PWRAP_EINT_STA1_ADR, PWRAP_EINT_STA1_ADR,
PWRAP_SWINF_2_WDATA_31_0,
PWRAP_SWINF_2_RDATA_31_0,
/* MT2701 only regs */ /* MT2701 only regs */
PWRAP_ADC_CMD_ADDR, PWRAP_ADC_CMD_ADDR,
...@@ -1106,18 +1111,25 @@ static void pwrap_writel(struct pmic_wrapper *wrp, u32 val, enum pwrap_regs reg) ...@@ -1106,18 +1111,25 @@ static void pwrap_writel(struct pmic_wrapper *wrp, u32 val, enum pwrap_regs reg)
writel(val, wrp->base + wrp->master->regs[reg]); writel(val, wrp->base + wrp->master->regs[reg]);
} }
static bool pwrap_is_fsm_idle(struct pmic_wrapper *wrp) static u32 pwrap_get_fsm_state(struct pmic_wrapper *wrp)
{ {
u32 val = pwrap_readl(wrp, PWRAP_WACS2_RDATA); u32 val;
return PWRAP_GET_WACS_FSM(val) == PWRAP_WACS_FSM_IDLE; val = pwrap_readl(wrp, PWRAP_WACS2_RDATA);
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB))
return PWRAP_GET_WACS_ARB_FSM(val);
else
return PWRAP_GET_WACS_FSM(val);
} }
static bool pwrap_is_fsm_vldclr(struct pmic_wrapper *wrp) static bool pwrap_is_fsm_idle(struct pmic_wrapper *wrp)
{ {
u32 val = pwrap_readl(wrp, PWRAP_WACS2_RDATA); return pwrap_get_fsm_state(wrp) == PWRAP_WACS_FSM_IDLE;
}
return PWRAP_GET_WACS_FSM(val) == PWRAP_WACS_FSM_WFVLDCLR; static bool pwrap_is_fsm_vldclr(struct pmic_wrapper *wrp)
{
return pwrap_get_fsm_state(wrp) == PWRAP_WACS_FSM_WFVLDCLR;
} }
/* /*
...@@ -1165,6 +1177,7 @@ static int pwrap_wait_for_state(struct pmic_wrapper *wrp, ...@@ -1165,6 +1177,7 @@ static int pwrap_wait_for_state(struct pmic_wrapper *wrp,
static int pwrap_read16(struct pmic_wrapper *wrp, u32 adr, u32 *rdata) static int pwrap_read16(struct pmic_wrapper *wrp, u32 adr, u32 *rdata)
{ {
int ret; int ret;
u32 val;
ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_idle); ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_idle);
if (ret) { if (ret) {
...@@ -1172,13 +1185,21 @@ static int pwrap_read16(struct pmic_wrapper *wrp, u32 adr, u32 *rdata) ...@@ -1172,13 +1185,21 @@ static int pwrap_read16(struct pmic_wrapper *wrp, u32 adr, u32 *rdata)
return ret; return ret;
} }
pwrap_writel(wrp, (adr >> 1) << 16, PWRAP_WACS2_CMD); if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB))
val = adr;
else
val = (adr >> 1) << 16;
pwrap_writel(wrp, val, PWRAP_WACS2_CMD);
ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_vldclr); ret = pwrap_wait_for_state(wrp, pwrap_is_fsm_vldclr);
if (ret) if (ret)
return ret; return ret;
*rdata = PWRAP_GET_WACS_RDATA(pwrap_readl(wrp, PWRAP_WACS2_RDATA)); if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB))
val = pwrap_readl(wrp, PWRAP_SWINF_2_RDATA_31_0);
else
val = pwrap_readl(wrp, PWRAP_WACS2_RDATA);
*rdata = PWRAP_GET_WACS_RDATA(val);
pwrap_writel(wrp, 1, PWRAP_WACS2_VLDCLR); pwrap_writel(wrp, 1, PWRAP_WACS2_VLDCLR);
...@@ -1228,8 +1249,13 @@ static int pwrap_write16(struct pmic_wrapper *wrp, u32 adr, u32 wdata) ...@@ -1228,8 +1249,13 @@ static int pwrap_write16(struct pmic_wrapper *wrp, u32 adr, u32 wdata)
return ret; return ret;
} }
pwrap_writel(wrp, (1 << 31) | ((adr >> 1) << 16) | wdata, if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB)) {
pwrap_writel(wrp, wdata, PWRAP_SWINF_2_WDATA_31_0);
pwrap_writel(wrp, BIT(29) | adr, PWRAP_WACS2_CMD);
} else {
pwrap_writel(wrp, BIT(31) | ((adr >> 1) << 16) | wdata,
PWRAP_WACS2_CMD); PWRAP_WACS2_CMD);
}
return 0; return 0;
} }
...@@ -2022,6 +2048,7 @@ MODULE_DEVICE_TABLE(of, of_pwrap_match_tbl); ...@@ -2022,6 +2048,7 @@ MODULE_DEVICE_TABLE(of, of_pwrap_match_tbl);
static int pwrap_probe(struct platform_device *pdev) static int pwrap_probe(struct platform_device *pdev)
{ {
int ret, irq; int ret, irq;
u32 mask_done;
struct pmic_wrapper *wrp; struct pmic_wrapper *wrp;
struct device_node *np = pdev->dev.of_node; struct device_node *np = pdev->dev.of_node;
const struct of_device_id *of_slave_id = NULL; const struct of_device_id *of_slave_id = NULL;
...@@ -2116,14 +2143,21 @@ static int pwrap_probe(struct platform_device *pdev) ...@@ -2116,14 +2143,21 @@ static int pwrap_probe(struct platform_device *pdev)
} }
} }
if (!(pwrap_readl(wrp, PWRAP_WACS2_RDATA) & PWRAP_STATE_INIT_DONE0)) { if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB))
mask_done = PWRAP_STATE_INIT_DONE1;
else
mask_done = PWRAP_STATE_INIT_DONE0;
if (!(pwrap_readl(wrp, PWRAP_WACS2_RDATA) & mask_done)) {
dev_dbg(wrp->dev, "initialization isn't finished\n"); dev_dbg(wrp->dev, "initialization isn't finished\n");
ret = -ENODEV; ret = -ENODEV;
goto err_out2; goto err_out2;
} }
/* Initialize watchdog, may not be done by the bootloader */ /* Initialize watchdog, may not be done by the bootloader */
if (!HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB))
pwrap_writel(wrp, 0xf, PWRAP_WDT_UNIT); pwrap_writel(wrp, 0xf, PWRAP_WDT_UNIT);
/* /*
* Since STAUPD was not used on mt8173 platform, * Since STAUPD was not used on mt8173 platform,
* so STAUPD of WDT_SRC which should be turned off * so STAUPD of WDT_SRC which should be turned off
...@@ -2132,7 +2166,11 @@ static int pwrap_probe(struct platform_device *pdev) ...@@ -2132,7 +2166,11 @@ static int pwrap_probe(struct platform_device *pdev)
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_WDT_SRC1)) if (HAS_CAP(wrp->master->caps, PWRAP_CAP_WDT_SRC1))
pwrap_writel(wrp, wrp->master->wdt_src, PWRAP_WDT_SRC_EN_1); pwrap_writel(wrp, wrp->master->wdt_src, PWRAP_WDT_SRC_EN_1);
if (HAS_CAP(wrp->master->caps, PWRAP_CAP_ARB))
pwrap_writel(wrp, 0x3, PWRAP_TIMER_EN);
else
pwrap_writel(wrp, 0x1, PWRAP_TIMER_EN); pwrap_writel(wrp, 0x1, PWRAP_TIMER_EN);
pwrap_writel(wrp, wrp->master->int_en_all, PWRAP_INT_EN); pwrap_writel(wrp, wrp->master->int_en_all, PWRAP_INT_EN);
/* /*
* We add INT1 interrupt to handle starvation and request exception * We add INT1 interrupt to handle starvation and request exception
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment