Commit b2ac44fa authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman

ARM: dts: r8a7779: Add SCIF fallback compatibility strings

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 720e9096
...@@ -211,7 +211,8 @@ i2c3: i2c@ffc73000 { ...@@ -211,7 +211,8 @@ i2c3: i2c@ffc73000 {
}; };
scif0: serial@ffe40000 { scif0: serial@ffe40000 {
compatible = "renesas,scif-r8a7779", "renesas,scif"; compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
"renesas,scif";
reg = <0xffe40000 0x100>; reg = <0xffe40000 0x100>;
interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF0>; clocks = <&mstp0_clks R8A7779_CLK_SCIF0>;
...@@ -221,7 +222,8 @@ scif0: serial@ffe40000 { ...@@ -221,7 +222,8 @@ scif0: serial@ffe40000 {
}; };
scif1: serial@ffe41000 { scif1: serial@ffe41000 {
compatible = "renesas,scif-r8a7779", "renesas,scif"; compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
"renesas,scif";
reg = <0xffe41000 0x100>; reg = <0xffe41000 0x100>;
interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF1>; clocks = <&mstp0_clks R8A7779_CLK_SCIF1>;
...@@ -231,7 +233,8 @@ scif1: serial@ffe41000 { ...@@ -231,7 +233,8 @@ scif1: serial@ffe41000 {
}; };
scif2: serial@ffe42000 { scif2: serial@ffe42000 {
compatible = "renesas,scif-r8a7779", "renesas,scif"; compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
"renesas,scif";
reg = <0xffe42000 0x100>; reg = <0xffe42000 0x100>;
interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF2>; clocks = <&mstp0_clks R8A7779_CLK_SCIF2>;
...@@ -241,7 +244,8 @@ scif2: serial@ffe42000 { ...@@ -241,7 +244,8 @@ scif2: serial@ffe42000 {
}; };
scif3: serial@ffe43000 { scif3: serial@ffe43000 {
compatible = "renesas,scif-r8a7779", "renesas,scif"; compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
"renesas,scif";
reg = <0xffe43000 0x100>; reg = <0xffe43000 0x100>;
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF3>; clocks = <&mstp0_clks R8A7779_CLK_SCIF3>;
...@@ -251,7 +255,8 @@ scif3: serial@ffe43000 { ...@@ -251,7 +255,8 @@ scif3: serial@ffe43000 {
}; };
scif4: serial@ffe44000 { scif4: serial@ffe44000 {
compatible = "renesas,scif-r8a7779", "renesas,scif"; compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
"renesas,scif";
reg = <0xffe44000 0x100>; reg = <0xffe44000 0x100>;
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF4>; clocks = <&mstp0_clks R8A7779_CLK_SCIF4>;
...@@ -261,7 +266,8 @@ scif4: serial@ffe44000 { ...@@ -261,7 +266,8 @@ scif4: serial@ffe44000 {
}; };
scif5: serial@ffe45000 { scif5: serial@ffe45000 {
compatible = "renesas,scif-r8a7779", "renesas,scif"; compatible = "renesas,scif-r8a7779", "renesas,rcar-gen1-scif",
"renesas,scif";
reg = <0xffe45000 0x100>; reg = <0xffe45000 0x100>;
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&mstp0_clks R8A7779_CLK_SCIF5>; clocks = <&mstp0_clks R8A7779_CLK_SCIF5>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment