Commit b3af8b49 authored by Jean-Christophe PLAGNIOL-VILLARD's avatar Jean-Christophe PLAGNIOL-VILLARD Committed by Nicolas Ferre

ARM: at91/rtc-at91sam9: pass the GPBR to use via resources

The GPBR registers are used for storing RTC values. The GPBR registers
to use are now provided using standard resource entry. The array is
filled in SoC specific code.
rtc-at91sam9 RTT as RTC driver is modified to retrieve this information.
Signed-off-by: default avatarJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
[nicolas.ferre@atmel.com: rework resources assignment]
Signed-off-by: default avatarNicolas Ferre <nicolas.ferre@atmel.com>
Reviewed-by: default avatarRyan Mallon <rmallon@gmail.com>
parent 4e9267f1
...@@ -718,14 +718,15 @@ static struct resource rtt_resources[] = { ...@@ -718,14 +718,15 @@ static struct resource rtt_resources[] = {
.start = AT91SAM9260_BASE_RTT, .start = AT91SAM9260_BASE_RTT,
.end = AT91SAM9260_BASE_RTT + SZ_16 - 1, .end = AT91SAM9260_BASE_RTT + SZ_16 - 1,
.flags = IORESOURCE_MEM, .flags = IORESOURCE_MEM,
} }, {
.flags = IORESOURCE_MEM,
},
}; };
static struct platform_device at91sam9260_rtt_device = { static struct platform_device at91sam9260_rtt_device = {
.name = "at91_rtt", .name = "at91_rtt",
.id = 0, .id = 0,
.resource = rtt_resources, .resource = rtt_resources,
.num_resources = ARRAY_SIZE(rtt_resources),
}; };
...@@ -733,9 +734,21 @@ static struct platform_device at91sam9260_rtt_device = { ...@@ -733,9 +734,21 @@ static struct platform_device at91sam9260_rtt_device = {
static void __init at91_add_device_rtt_rtc(void) static void __init at91_add_device_rtt_rtc(void)
{ {
at91sam9260_rtt_device.name = "rtc-at91sam9"; at91sam9260_rtt_device.name = "rtc-at91sam9";
/*
* The second resource is needed:
* GPBR will serve as the storage for RTC time offset
*/
at91sam9260_rtt_device.num_resources = 2;
rtt_resources[1].start = AT91SAM9260_BASE_GPBR +
4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;
rtt_resources[1].end = rtt_resources[1].start + 3;
} }
#else #else
static void __init at91_add_device_rtt_rtc(void) {} static void __init at91_add_device_rtt_rtc(void)
{
/* Only one resource is needed: RTT not used as RTC */
at91sam9260_rtt_device.num_resources = 1;
}
#endif #endif
static void __init at91_add_device_rtt(void) static void __init at91_add_device_rtt(void)
......
...@@ -604,6 +604,8 @@ static struct resource rtt_resources[] = { ...@@ -604,6 +604,8 @@ static struct resource rtt_resources[] = {
.start = AT91SAM9261_BASE_RTT, .start = AT91SAM9261_BASE_RTT,
.end = AT91SAM9261_BASE_RTT + SZ_16 - 1, .end = AT91SAM9261_BASE_RTT + SZ_16 - 1,
.flags = IORESOURCE_MEM, .flags = IORESOURCE_MEM,
}, {
.flags = IORESOURCE_MEM,
} }
}; };
...@@ -611,16 +613,27 @@ static struct platform_device at91sam9261_rtt_device = { ...@@ -611,16 +613,27 @@ static struct platform_device at91sam9261_rtt_device = {
.name = "at91_rtt", .name = "at91_rtt",
.id = 0, .id = 0,
.resource = rtt_resources, .resource = rtt_resources,
.num_resources = ARRAY_SIZE(rtt_resources),
}; };
#if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9) #if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9)
static void __init at91_add_device_rtt_rtc(void) static void __init at91_add_device_rtt_rtc(void)
{ {
at91sam9261_rtt_device.name = "rtc-at91sam9"; at91sam9261_rtt_device.name = "rtc-at91sam9";
/*
* The second resource is needed:
* GPBR will serve as the storage for RTC time offset
*/
at91sam9261_rtt_device.num_resources = 2;
rtt_resources[1].start = AT91SAM9261_BASE_GPBR +
4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;
rtt_resources[1].end = rtt_resources[1].start + 3;
} }
#else #else
static void __init at91_add_device_rtt_rtc(void) {} static void __init at91_add_device_rtt_rtc(void)
{
/* Only one resource is needed: RTT not used as RTC */
at91sam9261_rtt_device.num_resources = 1;
}
#endif #endif
static void __init at91_add_device_rtt(void) static void __init at91_add_device_rtt(void)
......
...@@ -967,6 +967,8 @@ static struct resource rtt0_resources[] = { ...@@ -967,6 +967,8 @@ static struct resource rtt0_resources[] = {
.start = AT91SAM9263_BASE_RTT0, .start = AT91SAM9263_BASE_RTT0,
.end = AT91SAM9263_BASE_RTT0 + SZ_16 - 1, .end = AT91SAM9263_BASE_RTT0 + SZ_16 - 1,
.flags = IORESOURCE_MEM, .flags = IORESOURCE_MEM,
}, {
.flags = IORESOURCE_MEM,
} }
}; };
...@@ -974,7 +976,6 @@ static struct platform_device at91sam9263_rtt0_device = { ...@@ -974,7 +976,6 @@ static struct platform_device at91sam9263_rtt0_device = {
.name = "at91_rtt", .name = "at91_rtt",
.id = 0, .id = 0,
.resource = rtt0_resources, .resource = rtt0_resources,
.num_resources = ARRAY_SIZE(rtt0_resources),
}; };
static struct resource rtt1_resources[] = { static struct resource rtt1_resources[] = {
...@@ -982,6 +983,8 @@ static struct resource rtt1_resources[] = { ...@@ -982,6 +983,8 @@ static struct resource rtt1_resources[] = {
.start = AT91SAM9263_BASE_RTT1, .start = AT91SAM9263_BASE_RTT1,
.end = AT91SAM9263_BASE_RTT1 + SZ_16 - 1, .end = AT91SAM9263_BASE_RTT1 + SZ_16 - 1,
.flags = IORESOURCE_MEM, .flags = IORESOURCE_MEM,
}, {
.flags = IORESOURCE_MEM,
} }
}; };
...@@ -989,31 +992,48 @@ static struct platform_device at91sam9263_rtt1_device = { ...@@ -989,31 +992,48 @@ static struct platform_device at91sam9263_rtt1_device = {
.name = "at91_rtt", .name = "at91_rtt",
.id = 1, .id = 1,
.resource = rtt1_resources, .resource = rtt1_resources,
.num_resources = ARRAY_SIZE(rtt1_resources),
}; };
#if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9) #if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9)
static void __init at91_add_device_rtt_rtc(void) static void __init at91_add_device_rtt_rtc(void)
{ {
struct platform_device *pdev; struct platform_device *pdev;
struct resource *r;
switch (CONFIG_RTC_DRV_AT91SAM9_RTT) { switch (CONFIG_RTC_DRV_AT91SAM9_RTT) {
case 0: case 0:
/*
* The second resource is needed only for the chosen RTT:
* GPBR will serve as the storage for RTC time offset
*/
at91sam9263_rtt0_device.num_resources = 2;
at91sam9263_rtt1_device.num_resources = 1;
pdev = &at91sam9263_rtt0_device; pdev = &at91sam9263_rtt0_device;
r = rtt0_resources;
break; break;
case 1: case 1:
at91sam9263_rtt0_device.num_resources = 1;
at91sam9263_rtt1_device.num_resources = 2;
pdev = &at91sam9263_rtt1_device; pdev = &at91sam9263_rtt1_device;
r = rtt1_resources;
break; break;
default: default:
pr_err("at91sam9263: support only 2 RTT (%d)\n", pr_err("at91sam9263: only supports 2 RTT (%d)\n",
CONFIG_RTC_DRV_AT91SAM9_RTT); CONFIG_RTC_DRV_AT91SAM9_RTT);
return; return;
} }
pdev->name = "rtc-at91sam9"; pdev->name = "rtc-at91sam9";
r[1].start = AT91SAM9263_BASE_GPBR + 4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;
r[1].end = r[1].start + 3;
} }
#else #else
static void __init at91_add_device_rtt_rtc(void) {} static void __init at91_add_device_rtt_rtc(void)
{
/* Only one resource is needed: RTT not used as RTC */
at91sam9263_rtt0_device.num_resources = 1;
at91sam9263_rtt1_device.num_resources = 1;
}
#endif #endif
static void __init at91_add_device_rtt(void) static void __init at91_add_device_rtt(void)
......
...@@ -1194,6 +1194,8 @@ static struct resource rtt_resources[] = { ...@@ -1194,6 +1194,8 @@ static struct resource rtt_resources[] = {
.start = AT91SAM9G45_BASE_RTT, .start = AT91SAM9G45_BASE_RTT,
.end = AT91SAM9G45_BASE_RTT + SZ_16 - 1, .end = AT91SAM9G45_BASE_RTT + SZ_16 - 1,
.flags = IORESOURCE_MEM, .flags = IORESOURCE_MEM,
}, {
.flags = IORESOURCE_MEM,
} }
}; };
...@@ -1201,16 +1203,27 @@ static struct platform_device at91sam9g45_rtt_device = { ...@@ -1201,16 +1203,27 @@ static struct platform_device at91sam9g45_rtt_device = {
.name = "at91_rtt", .name = "at91_rtt",
.id = 0, .id = 0,
.resource = rtt_resources, .resource = rtt_resources,
.num_resources = ARRAY_SIZE(rtt_resources),
}; };
#if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9) #if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9)
static void __init at91_add_device_rtt_rtc(void) static void __init at91_add_device_rtt_rtc(void)
{ {
at91sam9g45_rtt_device.name = "rtc-at91sam9"; at91sam9g45_rtt_device.name = "rtc-at91sam9";
/*
* The second resource is needed:
* GPBR will serve as the storage for RTC time offset
*/
at91sam9g45_rtt_device.num_resources = 2;
rtt_resources[1].start = AT91SAM9G45_BASE_GPBR +
4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;
rtt_resources[1].end = rtt_resources[1].start + 3;
} }
#else #else
static void __init at91_add_device_rtt_rtc(void) {} static void __init at91_add_device_rtt_rtc(void)
{
/* Only one resource is needed: RTT not used as RTC */
at91sam9g45_rtt_device.num_resources = 1;
}
#endif #endif
static void __init at91_add_device_rtt(void) static void __init at91_add_device_rtt(void)
......
...@@ -683,6 +683,8 @@ static struct resource rtt_resources[] = { ...@@ -683,6 +683,8 @@ static struct resource rtt_resources[] = {
.start = AT91SAM9RL_BASE_RTT, .start = AT91SAM9RL_BASE_RTT,
.end = AT91SAM9RL_BASE_RTT + SZ_16 - 1, .end = AT91SAM9RL_BASE_RTT + SZ_16 - 1,
.flags = IORESOURCE_MEM, .flags = IORESOURCE_MEM,
}, {
.flags = IORESOURCE_MEM,
} }
}; };
...@@ -690,16 +692,27 @@ static struct platform_device at91sam9rl_rtt_device = { ...@@ -690,16 +692,27 @@ static struct platform_device at91sam9rl_rtt_device = {
.name = "at91_rtt", .name = "at91_rtt",
.id = 0, .id = 0,
.resource = rtt_resources, .resource = rtt_resources,
.num_resources = ARRAY_SIZE(rtt_resources),
}; };
#if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9) #if IS_ENABLED(CONFIG_RTC_DRV_AT91SAM9)
static void __init at91_add_device_rtt_rtc(void) static void __init at91_add_device_rtt_rtc(void)
{ {
at91sam9rl_rtt_device.name = "rtc-at91sam9"; at91sam9rl_rtt_device.name = "rtc-at91sam9";
/*
* The second resource is needed:
* GPBR will serve as the storage for RTC time offset
*/
at91sam9rl_rtt_device.num_resources = 2;
rtt_resources[1].start = AT91SAM9RL_BASE_GPBR +
4 * CONFIG_RTC_DRV_AT91SAM9_GPBR;
rtt_resources[1].end = rtt_resources[1].start + 3;
} }
#else #else
static void __init at91_add_device_rtt_rtc(void) {} static void __init at91_add_device_rtt_rtc(void)
{
/* Only one resource is needed: RTT not used as RTC */
at91sam9rl_rtt_device.num_resources = 1;
}
#endif #endif
static void __init at91_add_device_rtt(void) static void __init at91_add_device_rtt(void)
......
...@@ -78,10 +78,8 @@ ...@@ -78,10 +78,8 @@
#define AT91SAM9260_BASE_ADC 0xfffe0000 #define AT91SAM9260_BASE_ADC 0xfffe0000
/* /*
* System Peripherals (offset from AT91_BASE_SYS) * System Peripherals
*/ */
#define AT91_GPBR (0xfffffd50 - AT91_BASE_SYS)
#define AT91SAM9260_BASE_ECC 0xffffe800 #define AT91SAM9260_BASE_ECC 0xffffe800
#define AT91SAM9260_BASE_SDRAMC 0xffffea00 #define AT91SAM9260_BASE_SDRAMC 0xffffea00
#define AT91SAM9260_BASE_SMC 0xffffec00 #define AT91SAM9260_BASE_SMC 0xffffec00
...@@ -95,6 +93,7 @@ ...@@ -95,6 +93,7 @@
#define AT91SAM9260_BASE_RTT 0xfffffd20 #define AT91SAM9260_BASE_RTT 0xfffffd20
#define AT91SAM9260_BASE_PIT 0xfffffd30 #define AT91SAM9260_BASE_PIT 0xfffffd30
#define AT91SAM9260_BASE_WDT 0xfffffd40 #define AT91SAM9260_BASE_WDT 0xfffffd40
#define AT91SAM9260_BASE_GPBR 0xfffffd50
#define AT91_USART0 AT91SAM9260_BASE_US0 #define AT91_USART0 AT91SAM9260_BASE_US0
#define AT91_USART1 AT91SAM9260_BASE_US1 #define AT91_USART1 AT91SAM9260_BASE_US1
......
...@@ -63,10 +63,8 @@ ...@@ -63,10 +63,8 @@
/* /*
* System Peripherals (offset from AT91_BASE_SYS) * System Peripherals
*/ */
#define AT91_GPBR (0xfffffd50 - AT91_BASE_SYS)
#define AT91SAM9261_BASE_SMC 0xffffec00 #define AT91SAM9261_BASE_SMC 0xffffec00
#define AT91SAM9261_BASE_MATRIX 0xffffee00 #define AT91SAM9261_BASE_MATRIX 0xffffee00
#define AT91SAM9261_BASE_SDRAMC 0xffffea00 #define AT91SAM9261_BASE_SDRAMC 0xffffea00
...@@ -79,6 +77,7 @@ ...@@ -79,6 +77,7 @@
#define AT91SAM9261_BASE_RTT 0xfffffd20 #define AT91SAM9261_BASE_RTT 0xfffffd20
#define AT91SAM9261_BASE_PIT 0xfffffd30 #define AT91SAM9261_BASE_PIT 0xfffffd30
#define AT91SAM9261_BASE_WDT 0xfffffd40 #define AT91SAM9261_BASE_WDT 0xfffffd40
#define AT91SAM9261_BASE_GPBR 0xfffffd50
#define AT91_USART0 AT91SAM9261_BASE_US0 #define AT91_USART0 AT91SAM9261_BASE_US0
#define AT91_USART1 AT91SAM9261_BASE_US1 #define AT91_USART1 AT91SAM9261_BASE_US1
......
...@@ -72,10 +72,8 @@ ...@@ -72,10 +72,8 @@
#define AT91SAM9263_BASE_2DGE 0xfffc8000 #define AT91SAM9263_BASE_2DGE 0xfffc8000
/* /*
* System Peripherals (offset from AT91_BASE_SYS) * System Peripherals
*/ */
#define AT91_GPBR (0xfffffd60 - AT91_BASE_SYS)
#define AT91SAM9263_BASE_ECC0 0xffffe000 #define AT91SAM9263_BASE_ECC0 0xffffe000
#define AT91SAM9263_BASE_SDRAMC0 0xffffe200 #define AT91SAM9263_BASE_SDRAMC0 0xffffe200
#define AT91SAM9263_BASE_SMC0 0xffffe400 #define AT91SAM9263_BASE_SMC0 0xffffe400
...@@ -95,6 +93,7 @@ ...@@ -95,6 +93,7 @@
#define AT91SAM9263_BASE_PIT 0xfffffd30 #define AT91SAM9263_BASE_PIT 0xfffffd30
#define AT91SAM9263_BASE_WDT 0xfffffd40 #define AT91SAM9263_BASE_WDT 0xfffffd40
#define AT91SAM9263_BASE_RTT1 0xfffffd50 #define AT91SAM9263_BASE_RTT1 0xfffffd50
#define AT91SAM9263_BASE_GPBR 0xfffffd60
#define AT91_USART0 AT91SAM9263_BASE_US0 #define AT91_USART0 AT91SAM9263_BASE_US0
#define AT91_USART1 AT91SAM9263_BASE_US1 #define AT91_USART1 AT91SAM9263_BASE_US1
......
...@@ -84,10 +84,8 @@ ...@@ -84,10 +84,8 @@
#define AT91SAM9G45_BASE_TC5 0xfffd4080 #define AT91SAM9G45_BASE_TC5 0xfffd4080
/* /*
* System Peripherals (offset from AT91_BASE_SYS) * System Peripherals
*/ */
#define AT91_GPBR (0xfffffd60 - AT91_BASE_SYS)
#define AT91SAM9G45_BASE_ECC 0xffffe200 #define AT91SAM9G45_BASE_ECC 0xffffe200
#define AT91SAM9G45_BASE_DDRSDRC1 0xffffe400 #define AT91SAM9G45_BASE_DDRSDRC1 0xffffe400
#define AT91SAM9G45_BASE_DDRSDRC0 0xffffe600 #define AT91SAM9G45_BASE_DDRSDRC0 0xffffe600
...@@ -106,6 +104,7 @@ ...@@ -106,6 +104,7 @@
#define AT91SAM9G45_BASE_PIT 0xfffffd30 #define AT91SAM9G45_BASE_PIT 0xfffffd30
#define AT91SAM9G45_BASE_WDT 0xfffffd40 #define AT91SAM9G45_BASE_WDT 0xfffffd40
#define AT91SAM9G45_BASE_RTC 0xfffffdb0 #define AT91SAM9G45_BASE_RTC 0xfffffdb0
#define AT91SAM9G45_BASE_GPBR 0xfffffd60
#define AT91_USART0 AT91SAM9G45_BASE_US0 #define AT91_USART0 AT91SAM9G45_BASE_US0
#define AT91_USART1 AT91SAM9G45_BASE_US1 #define AT91_USART1 AT91SAM9G45_BASE_US1
......
...@@ -70,7 +70,6 @@ ...@@ -70,7 +70,6 @@
* System Peripherals (offset from AT91_BASE_SYS) * System Peripherals (offset from AT91_BASE_SYS)
*/ */
#define AT91_SCKCR (0xfffffd50 - AT91_BASE_SYS) #define AT91_SCKCR (0xfffffd50 - AT91_BASE_SYS)
#define AT91_GPBR (0xfffffd60 - AT91_BASE_SYS)
#define AT91SAM9RL_BASE_DMA 0xffffe600 #define AT91SAM9RL_BASE_DMA 0xffffe600
#define AT91SAM9RL_BASE_ECC 0xffffe800 #define AT91SAM9RL_BASE_ECC 0xffffe800
...@@ -87,6 +86,7 @@ ...@@ -87,6 +86,7 @@
#define AT91SAM9RL_BASE_RTT 0xfffffd20 #define AT91SAM9RL_BASE_RTT 0xfffffd20
#define AT91SAM9RL_BASE_PIT 0xfffffd30 #define AT91SAM9RL_BASE_PIT 0xfffffd30
#define AT91SAM9RL_BASE_WDT 0xfffffd40 #define AT91SAM9RL_BASE_WDT 0xfffffd40
#define AT91SAM9RL_BASE_GPBR 0xfffffd60
#define AT91SAM9RL_BASE_RTC 0xfffffe00 #define AT91SAM9RL_BASE_RTC 0xfffffe00
#define AT91_USART0 AT91SAM9RL_BASE_US0 #define AT91_USART0 AT91SAM9RL_BASE_US0
......
...@@ -57,6 +57,7 @@ struct sam9_rtc { ...@@ -57,6 +57,7 @@ struct sam9_rtc {
void __iomem *rtt; void __iomem *rtt;
struct rtc_device *rtcdev; struct rtc_device *rtcdev;
u32 imr; u32 imr;
void __iomem *gpbr;
}; };
#define rtt_readl(rtc, field) \ #define rtt_readl(rtc, field) \
...@@ -65,9 +66,9 @@ struct sam9_rtc { ...@@ -65,9 +66,9 @@ struct sam9_rtc {
__raw_writel((val), (rtc)->rtt + AT91_RTT_ ## field) __raw_writel((val), (rtc)->rtt + AT91_RTT_ ## field)
#define gpbr_readl(rtc) \ #define gpbr_readl(rtc) \
at91_sys_read(AT91_GPBR + 4 * CONFIG_RTC_DRV_AT91SAM9_GPBR) __raw_readl((rtc)->gpbr)
#define gpbr_writel(rtc, val) \ #define gpbr_writel(rtc, val) \
at91_sys_write(AT91_GPBR + 4 * CONFIG_RTC_DRV_AT91SAM9_GPBR, (val)) __raw_writel((val), (rtc)->gpbr)
/* /*
* Read current time and date in RTC * Read current time and date in RTC
...@@ -289,14 +290,17 @@ static const struct rtc_class_ops at91_rtc_ops = { ...@@ -289,14 +290,17 @@ static const struct rtc_class_ops at91_rtc_ops = {
*/ */
static int __devinit at91_rtc_probe(struct platform_device *pdev) static int __devinit at91_rtc_probe(struct platform_device *pdev)
{ {
struct resource *r; struct resource *r, *r_gpbr;
struct sam9_rtc *rtc; struct sam9_rtc *rtc;
int ret; int ret;
u32 mr; u32 mr;
r = platform_get_resource(pdev, IORESOURCE_MEM, 0); r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
if (!r) r_gpbr = platform_get_resource(pdev, IORESOURCE_MEM, 1);
if (!r || !r_gpbr) {
dev_err(&pdev->dev, "need 2 ressources\n");
return -ENODEV; return -ENODEV;
}
rtc = kzalloc(sizeof *rtc, GFP_KERNEL); rtc = kzalloc(sizeof *rtc, GFP_KERNEL);
if (!rtc) if (!rtc)
...@@ -314,6 +318,13 @@ static int __devinit at91_rtc_probe(struct platform_device *pdev) ...@@ -314,6 +318,13 @@ static int __devinit at91_rtc_probe(struct platform_device *pdev)
goto fail; goto fail;
} }
rtc->gpbr = ioremap(r_gpbr->start, resource_size(r_gpbr));
if (!rtc->gpbr) {
dev_err(&pdev->dev, "failed to map gpbr registers, aborting.\n");
ret = -ENOMEM;
goto fail_gpbr;
}
mr = rtt_readl(rtc, MR); mr = rtt_readl(rtc, MR);
/* unless RTT is counting at 1 Hz, re-initialize it */ /* unless RTT is counting at 1 Hz, re-initialize it */
...@@ -340,7 +351,7 @@ static int __devinit at91_rtc_probe(struct platform_device *pdev) ...@@ -340,7 +351,7 @@ static int __devinit at91_rtc_probe(struct platform_device *pdev)
if (ret) { if (ret) {
dev_dbg(&pdev->dev, "can't share IRQ %d?\n", AT91_ID_SYS); dev_dbg(&pdev->dev, "can't share IRQ %d?\n", AT91_ID_SYS);
rtc_device_unregister(rtc->rtcdev); rtc_device_unregister(rtc->rtcdev);
goto fail; goto fail_register;
} }
/* NOTE: sam9260 rev A silicon has a ROM bug which resets the /* NOTE: sam9260 rev A silicon has a ROM bug which resets the
...@@ -356,6 +367,8 @@ static int __devinit at91_rtc_probe(struct platform_device *pdev) ...@@ -356,6 +367,8 @@ static int __devinit at91_rtc_probe(struct platform_device *pdev)
return 0; return 0;
fail_register: fail_register:
iounmap(rtc->gpbr);
fail_gpbr:
iounmap(rtc->rtt); iounmap(rtc->rtt);
fail: fail:
platform_set_drvdata(pdev, NULL); platform_set_drvdata(pdev, NULL);
...@@ -377,6 +390,7 @@ static int __devexit at91_rtc_remove(struct platform_device *pdev) ...@@ -377,6 +390,7 @@ static int __devexit at91_rtc_remove(struct platform_device *pdev)
rtc_device_unregister(rtc->rtcdev); rtc_device_unregister(rtc->rtcdev);
iounmap(rtc->gpbr);
iounmap(rtc->rtt); iounmap(rtc->rtt);
platform_set_drvdata(pdev, NULL); platform_set_drvdata(pdev, NULL);
kfree(rtc); kfree(rtc);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment