Commit bda2a44e authored by Joe Perches's avatar Joe Perches Committed by Greg Kroah-Hartman

staging: vt6655: Fix macro definitions

Macros should be able to be used in if/else
without braces.

Convert macros to use do {} while (0) instead
of bare braces where appropriate.

Convert macros to use single line macro definitions
where appropriate.
Signed-off-by: default avatarJoe Perches <joe@perches.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent a7307538
...@@ -72,14 +72,10 @@ ...@@ -72,14 +72,10 @@
/*--------------------- Export Macros ------------------------------*/ /*--------------------- Export Macros ------------------------------*/
#define BBvClearFOE(dwIoBase) \ #define BBvClearFOE(dwIoBase) \
{ \ BBbWriteEmbedded(dwIoBase, 0xB1, 0)
BBbWriteEmbedded(dwIoBase, 0xB1, 0); \
}
#define BBvSetFOE(dwIoBase) \ #define BBvSetFOE(dwIoBase) \
{ \ BBbWriteEmbedded(dwIoBase, 0xB1, 0x0C)
BBbWriteEmbedded(dwIoBase, 0xB1, 0x0C); \
}
/*--------------------- Export Classes ----------------------------*/ /*--------------------- Export Classes ----------------------------*/
......
...@@ -83,13 +83,14 @@ typedef enum _chip_type { ...@@ -83,13 +83,14 @@ typedef enum _chip_type {
#ifdef VIAWET_DEBUG #ifdef VIAWET_DEBUG
#define ASSERT(x) { \ #define ASSERT(x) \
do { \
if (!(x)) { \ if (!(x)) { \
printk(KERN_ERR "assertion %s failed: file %s line %d\n", #x, \ printk(KERN_ERR "assertion %s failed: file %s line %d\n", \
__FUNCTION__, __LINE__); \ #x, __func__, __LINE__); \
*(int *)0 = 0; \ *(int *)0 = 0; \
} \ } \
} } while (0)
#define DBG_PORT80(value) outb(value, 0x80) #define DBG_PORT80(value) outb(value, 0x80)
#else #else
#define ASSERT(x) #define ASSERT(x)
......
This diff is collapsed.
...@@ -41,32 +41,29 @@ ...@@ -41,32 +41,29 @@
#ifdef IO_MAP #ifdef IO_MAP
#define VNSvInPortB(dwIOAddress, pbyData) { \ #define VNSvInPortB(dwIOAddress, pbyData) \
do { \
*(pbyData) = inb(dwIOAddress); \ *(pbyData) = inb(dwIOAddress); \
} } while (0)
#define VNSvInPortW(dwIOAddress, pwData) \
#define VNSvInPortW(dwIOAddress, pwData) { \ do { \
*(pwData) = inw(dwIOAddress); \ *(pwData) = inw(dwIOAddress); \
} } while (0)
#define VNSvInPortD(dwIOAddress, pdwData) { \ #define VNSvInPortD(dwIOAddress, pdwData) \
do { \
*(pdwData) = inl(dwIOAddress); \ *(pdwData) = inl(dwIOAddress); \
} } while (0)
#define VNSvOutPortB(dwIOAddress, byData) { \ #define VNSvOutPortB(dwIOAddress, byData) \
outb(byData, dwIOAddress); \ outb(byData, dwIOAddress)
}
#define VNSvOutPortW(dwIOAddress, wData) \
outw(wData, dwIOAddress)
#define VNSvOutPortW(dwIOAddress, wData) { \ #define VNSvOutPortD(dwIOAddress, dwData) \
outw(wData, dwIOAddress); \ outl(dwData, dwIOAddress)
}
#define VNSvOutPortD(dwIOAddress, dwData) { \
outl(dwData, dwIOAddress); \
}
#else #else
...@@ -75,38 +72,43 @@ ...@@ -75,38 +72,43 @@
// //
#define VNSvInPortB(dwIOAddress, pbyData) { \ #define VNSvInPortB(dwIOAddress, pbyData) \
volatile unsigned char *pbyAddr = ((unsigned char *)(dwIOAddress)); \ do { \
volatile unsigned char *pbyAddr = (unsigned char *)(dwIOAddress); \
*(pbyData) = readb(pbyAddr); \ *(pbyData) = readb(pbyAddr); \
} } while (0)
#define VNSvInPortW(dwIOAddress, pwData) { \ #define VNSvInPortW(dwIOAddress, pwData) \
volatile unsigned short *pwAddr = ((unsigned short *)(dwIOAddress)); \ do { \
volatile unsigned short *pwAddr = (unsigned short *)(dwIOAddress); \
*(pwData) = readw(pwAddr); \ *(pwData) = readw(pwAddr); \
} } while (0)
#define VNSvInPortD(dwIOAddress, pdwData) { \ #define VNSvInPortD(dwIOAddress, pdwData) \
volatile unsigned long *pdwAddr = ((unsigned long *)(dwIOAddress)); \ do { \
volatile unsigned long *pdwAddr = (unsigned long *)(dwIOAddress); \
*(pdwData) = readl(pdwAddr); \ *(pdwData) = readl(pdwAddr); \
} } while (0)
#define VNSvOutPortB(dwIOAddress, byData) \
#define VNSvOutPortB(dwIOAddress, byData) { \ do { \
volatile unsigned char *pbyAddr = ((unsigned char *)(dwIOAddress)); \ volatile unsigned char *pbyAddr = (unsigned char *)(dwIOAddress); \
writeb((unsigned char)byData, pbyAddr); \ writeb((unsigned char)byData, pbyAddr); \
} } while (0)
#define VNSvOutPortW(dwIOAddress, wData) { \ #define VNSvOutPortW(dwIOAddress, wData) \
do { \
volatile unsigned short *pwAddr = ((unsigned short *)(dwIOAddress)); \ volatile unsigned short *pwAddr = ((unsigned short *)(dwIOAddress)); \
writew((unsigned short)wData, pwAddr); \ writew((unsigned short)wData, pwAddr); \
} } while (0)
#define VNSvOutPortD(dwIOAddress, dwData) { \ #define VNSvOutPortD(dwIOAddress, dwData) \
volatile unsigned long *pdwAddr = ((unsigned long *)(dwIOAddress)); \ do { \
volatile unsigned long *pdwAddr = (unsigned long *)(dwIOAddress); \
writel((unsigned long)dwData, pdwAddr); \ writel((unsigned long)dwData, pdwAddr); \
} } while (0)
#endif #endif
...@@ -114,43 +116,42 @@ ...@@ -114,43 +116,42 @@
// //
// ALWAYS IO-Mapped IO when in 16-bit/32-bit environment // ALWAYS IO-Mapped IO when in 16-bit/32-bit environment
// //
#define PCBvInPortB(dwIOAddress, pbyData) { \ #define PCBvInPortB(dwIOAddress, pbyData) \
do { \
*(pbyData) = inb(dwIOAddress); \ *(pbyData) = inb(dwIOAddress); \
} } while (0)
#define PCBvInPortW(dwIOAddress, pwData) { \ #define PCBvInPortW(dwIOAddress, pwData) \
do { \
*(pwData) = inw(dwIOAddress); \ *(pwData) = inw(dwIOAddress); \
} } while (0)
#define PCBvInPortD(dwIOAddress, pdwData) { \ #define PCBvInPortD(dwIOAddress, pdwData) \
do { \
*(pdwData) = inl(dwIOAddress); \ *(pdwData) = inl(dwIOAddress); \
} } while (0)
#define PCBvOutPortB(dwIOAddress, byData) { \
outb(byData, dwIOAddress); \
}
#define PCBvOutPortW(dwIOAddress, wData) { \ #define PCBvOutPortB(dwIOAddress, byData) \
outw(wData, dwIOAddress); \ outb(byData, dwIOAddress)
}
#define PCBvOutPortD(dwIOAddress, dwData) { \ #define PCBvOutPortW(dwIOAddress, wData) \
outl(dwData, dwIOAddress); \ outw(wData, dwIOAddress)
}
#define PCBvOutPortD(dwIOAddress, dwData) \
outl(dwData, dwIOAddress)
#define PCAvDelayByIO(uDelayUnit) { \ #define PCAvDelayByIO(uDelayUnit) \
do { \
unsigned char byData; \ unsigned char byData; \
unsigned long ii; \ unsigned long ii; \
\ \
if (uDelayUnit <= 50) { \ if (uDelayUnit <= 50) { \
udelay(uDelayUnit); \ udelay(uDelayUnit); \
} \ } else { \
else { \
for (ii = 0; ii < (uDelayUnit); ii++) \ for (ii = 0; ii < (uDelayUnit); ii++) \
byData = inb(0x61); \ byData = inb(0x61); \
} \ } \
} } while (0)
/*--------------------- Export Classes ----------------------------*/ /*--------------------- Export Classes ----------------------------*/
......
...@@ -83,12 +83,13 @@ ...@@ -83,12 +83,13 @@
((((PS802_11Header) pMACHeader)->wFrameCtl & TYPE_SUBTYPE_MASK) == TYPE_CTL_PSPOLL) ((((PS802_11Header) pMACHeader)->wFrameCtl & TYPE_SUBTYPE_MASK) == TYPE_CTL_PSPOLL)
#define ADD_ONE_WITH_WRAP_AROUND(uVar, uModulo) { \ #define ADD_ONE_WITH_WRAP_AROUND(uVar, uModulo) \
do { \
if ((uVar) >= ((uModulo) - 1)) \ if ((uVar) >= ((uModulo) - 1)) \
(uVar) = 0; \ (uVar) = 0; \
else \ else \
(uVar)++; \ (uVar)++; \
} } while (0)
/*--------------------- Export Classes ----------------------------*/ /*--------------------- Export Classes ----------------------------*/
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment