Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
d398ee23
Commit
d398ee23
authored
Feb 04, 2006
by
David S. Miller
Committed by
David S. Miller
Mar 20, 2006
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[SPARC64]: Sun4v specific ASI defines.
Signed-off-by:
David S. Miller
<
davem@davemloft.net
>
parent
398d1083
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
9 additions
and
0 deletions
+9
-0
include/asm-sparc64/asi.h
include/asm-sparc64/asi.h
+9
-0
No files found.
include/asm-sparc64/asi.h
View file @
d398ee23
...
@@ -30,13 +30,22 @@
...
@@ -30,13 +30,22 @@
*/
*/
#define ASI_PHYS_USE_EC 0x14
/* PADDR, E-cachable */
#define ASI_PHYS_USE_EC 0x14
/* PADDR, E-cachable */
#define ASI_PHYS_BYPASS_EC_E 0x15
/* PADDR, E-bit */
#define ASI_PHYS_BYPASS_EC_E 0x15
/* PADDR, E-bit */
#define ASI_BLK_AIUP_4V 0x16
/* (4V) Prim, user, block ld/st */
#define ASI_BLK_AIUS_4V 0x17
/* (4V) Sec, user, block ld/st */
#define ASI_PHYS_USE_EC_L 0x1c
/* PADDR, E-cachable, little endian*/
#define ASI_PHYS_USE_EC_L 0x1c
/* PADDR, E-cachable, little endian*/
#define ASI_PHYS_BYPASS_EC_E_L 0x1d
/* PADDR, E-bit, little endian */
#define ASI_PHYS_BYPASS_EC_E_L 0x1d
/* PADDR, E-bit, little endian */
#define ASI_BLK_AIUP_L_4V 0x1e
/* (4V) Prim, user, block, l-endian*/
#define ASI_BLK_AIUS_L_4V 0x1f
/* (4V) Sec, user, block, l-endian */
#define ASI_SCRATCHPAD 0x20
/* (4V) Scratch Pad Registers */
#define ASI_MMU 0x21
/* (4V) MMU Context Registers */
#define ASI_BLK_INIT_QUAD_LDD_AIUS 0x23
/* (NG) init-store, twin load,
#define ASI_BLK_INIT_QUAD_LDD_AIUS 0x23
/* (NG) init-store, twin load,
* secondary, user
* secondary, user
*/
*/
#define ASI_NUCLEUS_QUAD_LDD 0x24
/* Cachable, qword load */
#define ASI_NUCLEUS_QUAD_LDD 0x24
/* Cachable, qword load */
#define ASI_QUEUE 0x25
/* (4V) Interrupt Queue Registers */
#define ASI_QUAD_LDD_PHYS_4V 0x26
/* (4V) Physical, qword load */
#define ASI_NUCLEUS_QUAD_LDD_L 0x2c
/* Cachable, qword load, l-endian */
#define ASI_NUCLEUS_QUAD_LDD_L 0x2c
/* Cachable, qword load, l-endian */
#define ASI_QUAD_LDD_PHYS_L_4V 0x2e
/* (4V) Phys, qword load, l-endian */
#define ASI_PCACHE_DATA_STATUS 0x30
/* (III) PCache data stat RAM diag */
#define ASI_PCACHE_DATA_STATUS 0x30
/* (III) PCache data stat RAM diag */
#define ASI_PCACHE_DATA 0x31
/* (III) PCache data RAM diag */
#define ASI_PCACHE_DATA 0x31
/* (III) PCache data RAM diag */
#define ASI_PCACHE_TAG 0x32
/* (III) PCache tag RAM diag */
#define ASI_PCACHE_TAG 0x32
/* (III) PCache tag RAM diag */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment