Skip to content

L
linux
Commit ecabdc6a authored by Ian Rogers's avatar Ian Rogers Committed by Arnaldo Carvalho de Melo
Browse files
Options

perf vendor events intel: Refresh skylakex metrics and events 

Update the skylakex metrics and events using the new tooling from:

  https://github.com/intel/perfmon

The metrics are unchanged but the formulas differ due to parentheses,
use of exponents and removal of redundant operations like "* 1". The
order of metrics varies as TMA metrics are first converted and then
removed if perfmon versions are found. The events are updated with
fixes to uncore events and improved descriptions. uncore-other.json
changes due to events now being sorted. The formatting changes
increase consistency across the json files.
Signed-off-by: default avatarIan Rogers <irogers@google.com>
Acked-by: default avatarKan Liang <kan.liang@linux.intel.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: John Garry <john.g.garry@oracle.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Stephane Eranian <eranian@google.com>
Cc: Xing Zhengjun <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20221215065510.1621979-19-irogers@google.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 00ca782e
Hide whitespace changes
Inline Side-by-side
Showing with 18426 additions and 16497 deletions
tools/perf/pmu-events/arch/x86/skylakex/cache.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "L1D data line replacements", "BriefDescription": "L1D data line replacements",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x51", "EventCode": "0x51",
"EventName": "L1D.REPLACEMENT", "EventName": "L1D.REPLACEMENT",
"PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.", "PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch.", "BriefDescription": "Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.FB_FULL", "EventName": "L1D_PEND_MISS.FB_FULL",
"PublicDescription": "Number of times a request needed a FB (Fill Buffer) entry but there was no entry available for it. A request includes cacheable/uncacheable demands that are load, store or SW prefetch instructions.", "PublicDescription": "Number of times a request needed a FB (Fill Buffer) entry but there was no entry available for it. A request includes cacheable/uncacheable demands that are load, store or SW prefetch instructions.",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "L1D miss outstandings duration in cycles", "BriefDescription": "L1D miss outstandings duration in cycles",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.PENDING", "EventName": "L1D_PEND_MISS.PENDING",
"PublicDescription": "Counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch.Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.", "PublicDescription": "Counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch.Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
...@@ -31,8 +25,6 @@ ...@@ -31,8 +25,6 @@
}, },
{ {
"BriefDescription": "Cycles with L1D load Misses outstanding.", "BriefDescription": "Cycles with L1D load Misses outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.PENDING_CYCLES", "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
...@@ -43,8 +35,6 @@ ...@@ -43,8 +35,6 @@
{ {
"AnyThread": "1", "AnyThread": "1",
"BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.", "BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x48", "EventCode": "0x48",
"EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY", "EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY",
...@@ -53,8 +43,6 @@ ...@@ -53,8 +43,6 @@
}, },
{ {
"BriefDescription": "L2 cache lines filling L2", "BriefDescription": "L2 cache lines filling L2",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xF1", "EventCode": "0xF1",
"EventName": "L2_LINES_IN.ALL", "EventName": "L2_LINES_IN.ALL",
"PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.", "PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
...@@ -63,8 +51,6 @@ ...@@ -63,8 +51,6 @@
}, },
{ {
"BriefDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3. Clean lines may either be allocated in L3 or dropped", "BriefDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3. Clean lines may either be allocated in L3 or dropped",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xF2", "EventCode": "0xF2",
"EventName": "L2_LINES_OUT.NON_SILENT", "EventName": "L2_LINES_OUT.NON_SILENT",
"PublicDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3. Clean lines may either be allocated in L3 or dropped.", "PublicDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3. Clean lines may either be allocated in L3 or dropped.",
...@@ -73,8 +59,6 @@ ...@@ -73,8 +59,6 @@
}, },
{ {
"BriefDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. A non-threaded event.", "BriefDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. A non-threaded event.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xF2", "EventCode": "0xF2",
"EventName": "L2_LINES_OUT.SILENT", "EventName": "L2_LINES_OUT.SILENT",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -82,8 +66,6 @@ ...@@ -82,8 +66,6 @@
}, },
{ {
"BriefDescription": "Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache", "BriefDescription": "Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xF2", "EventCode": "0xF2",
"EventName": "L2_LINES_OUT.USELESS_HWPF", "EventName": "L2_LINES_OUT.USELESS_HWPF",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -91,8 +73,6 @@ ...@@ -91,8 +73,6 @@
}, },
{ {
"BriefDescription": "This event is deprecated. Refer to new event L2_LINES_OUT.USELESS_HWPF", "BriefDescription": "This event is deprecated. Refer to new event L2_LINES_OUT.USELESS_HWPF",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Deprecated": "1", "Deprecated": "1",
"EventCode": "0xF2", "EventCode": "0xF2",
"EventName": "L2_LINES_OUT.USELESS_PREF", "EventName": "L2_LINES_OUT.USELESS_PREF",
...@@ -101,8 +81,6 @@ ...@@ -101,8 +81,6 @@
}, },
{ {
"BriefDescription": "L2 code requests", "BriefDescription": "L2 code requests",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_CODE_RD", "EventName": "L2_RQSTS.ALL_CODE_RD",
"PublicDescription": "Counts the total number of L2 code requests.", "PublicDescription": "Counts the total number of L2 code requests.",
...@@ -111,8 +89,6 @@ ...@@ -111,8 +89,6 @@
}, },
{ {
"BriefDescription": "Demand Data Read requests", "BriefDescription": "Demand Data Read requests",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD", "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
"PublicDescription": "Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.", "PublicDescription": "Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
...@@ -121,8 +97,6 @@ ...@@ -121,8 +97,6 @@
}, },
{ {
"BriefDescription": "Demand requests that miss L2 cache", "BriefDescription": "Demand requests that miss L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_DEMAND_MISS", "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
"PublicDescription": "Demand requests that miss L2 cache.", "PublicDescription": "Demand requests that miss L2 cache.",
...@@ -131,8 +105,6 @@ ...@@ -131,8 +105,6 @@
}, },
{ {
"BriefDescription": "Demand requests to L2 cache", "BriefDescription": "Demand requests to L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES", "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
"PublicDescription": "Demand requests to L2 cache.", "PublicDescription": "Demand requests to L2 cache.",
...@@ -141,8 +113,6 @@ ...@@ -141,8 +113,6 @@
}, },
{ {
"BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches", "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_PF", "EventName": "L2_RQSTS.ALL_PF",
"PublicDescription": "Counts the total number of requests from the L2 hardware prefetchers.", "PublicDescription": "Counts the total number of requests from the L2 hardware prefetchers.",
...@@ -151,8 +121,6 @@ ...@@ -151,8 +121,6 @@
}, },
{ {
"BriefDescription": "RFO requests to L2 cache", "BriefDescription": "RFO requests to L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.ALL_RFO", "EventName": "L2_RQSTS.ALL_RFO",
"PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.", "PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
...@@ -161,8 +129,6 @@ ...@@ -161,8 +129,6 @@
}, },
{ {
"BriefDescription": "L2 cache hits when fetching instructions, code reads.", "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.CODE_RD_HIT", "EventName": "L2_RQSTS.CODE_RD_HIT",
"PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.", "PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.",
...@@ -171,8 +137,6 @@ ...@@ -171,8 +137,6 @@
}, },
{ {
"BriefDescription": "L2 cache misses when fetching instructions", "BriefDescription": "L2 cache misses when fetching instructions",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.CODE_RD_MISS", "EventName": "L2_RQSTS.CODE_RD_MISS",
"PublicDescription": "Counts L2 cache misses when fetching instructions.", "PublicDescription": "Counts L2 cache misses when fetching instructions.",
...@@ -181,8 +145,6 @@ ...@@ -181,8 +145,6 @@
}, },
{ {
"BriefDescription": "Demand Data Read requests that hit L2 cache", "BriefDescription": "Demand Data Read requests that hit L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT", "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
"PublicDescription": "Counts the number of demand Data Read requests, initiated by load instructions, that hit L2 cache", "PublicDescription": "Counts the number of demand Data Read requests, initiated by load instructions, that hit L2 cache",
...@@ -191,8 +153,6 @@ ...@@ -191,8 +153,6 @@
}, },
{ {
"BriefDescription": "Demand Data Read miss L2, no rejects", "BriefDescription": "Demand Data Read miss L2, no rejects",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS", "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
"PublicDescription": "Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.", "PublicDescription": "Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
...@@ -201,8 +161,6 @@ ...@@ -201,8 +161,6 @@
}, },
{ {
"BriefDescription": "All requests that miss L2 cache", "BriefDescription": "All requests that miss L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.MISS", "EventName": "L2_RQSTS.MISS",
"PublicDescription": "All requests that miss L2 cache.", "PublicDescription": "All requests that miss L2 cache.",
...@@ -211,8 +169,6 @@ ...@@ -211,8 +169,6 @@
}, },
{ {
"BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache", "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.PF_HIT", "EventName": "L2_RQSTS.PF_HIT",
"PublicDescription": "Counts requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache.", "PublicDescription": "Counts requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache.",
...@@ -221,8 +177,6 @@ ...@@ -221,8 +177,6 @@
}, },
{ {
"BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache", "BriefDescription": "Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.PF_MISS", "EventName": "L2_RQSTS.PF_MISS",
"PublicDescription": "Counts requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache.", "PublicDescription": "Counts requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache.",
...@@ -231,8 +185,6 @@ ...@@ -231,8 +185,6 @@
}, },
{ {
"BriefDescription": "All L2 requests", "BriefDescription": "All L2 requests",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.REFERENCES", "EventName": "L2_RQSTS.REFERENCES",
"PublicDescription": "All L2 requests.", "PublicDescription": "All L2 requests.",
...@@ -241,8 +193,6 @@ ...@@ -241,8 +193,6 @@
}, },
{ {
"BriefDescription": "RFO requests that hit L2 cache", "BriefDescription": "RFO requests that hit L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.RFO_HIT", "EventName": "L2_RQSTS.RFO_HIT",
"PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.", "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.",
...@@ -251,8 +201,6 @@ ...@@ -251,8 +201,6 @@
}, },
{ {
"BriefDescription": "RFO requests that miss L2 cache", "BriefDescription": "RFO requests that miss L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x24", "EventCode": "0x24",
"EventName": "L2_RQSTS.RFO_MISS", "EventName": "L2_RQSTS.RFO_MISS",
"PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.", "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.",
...@@ -261,8 +209,6 @@ ...@@ -261,8 +209,6 @@
}, },
{ {
"BriefDescription": "L2 writebacks that access L2 cache", "BriefDescription": "L2 writebacks that access L2 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xF0", "EventCode": "0xF0",
"EventName": "L2_TRANS.L2_WB", "EventName": "L2_TRANS.L2_WB",
"PublicDescription": "Counts L2 writebacks that access L2 cache.", "PublicDescription": "Counts L2 writebacks that access L2 cache.",
...@@ -271,8 +217,6 @@ ...@@ -271,8 +217,6 @@
}, },
{ {
"BriefDescription": "Core-originated cacheable demand requests missed L3", "BriefDescription": "Core-originated cacheable demand requests missed L3",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL057", "Errata": "SKL057",
"EventCode": "0x2E", "EventCode": "0x2E",
"EventName": "LONGEST_LAT_CACHE.MISS", "EventName": "LONGEST_LAT_CACHE.MISS",
...@@ -282,8 +226,6 @@ ...@@ -282,8 +226,6 @@
}, },
{ {
"BriefDescription": "Core-originated cacheable demand requests that refer to L3", "BriefDescription": "Core-originated cacheable demand requests that refer to L3",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL057", "Errata": "SKL057",
"EventCode": "0x2E", "EventCode": "0x2E",
"EventName": "LONGEST_LAT_CACHE.REFERENCE", "EventName": "LONGEST_LAT_CACHE.REFERENCE",
...@@ -293,8 +235,6 @@ ...@@ -293,8 +235,6 @@
}, },
{ {
"BriefDescription": "All retired load instructions.", "BriefDescription": "All retired load instructions.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.ALL_LOADS", "EventName": "MEM_INST_RETIRED.ALL_LOADS",
...@@ -304,24 +244,18 @@ ...@@ -304,24 +244,18 @@
}, },
{ {
"BriefDescription": "All retired store instructions.", "BriefDescription": "All retired store instructions.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.ALL_STORES", "EventName": "MEM_INST_RETIRED.ALL_STORES",
"L1_Hit_Indication": "1",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x82" "UMask": "0x82"
}, },
{ {
"BriefDescription": "All retired memory instructions.", "BriefDescription": "All retired memory instructions.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.ANY", "EventName": "MEM_INST_RETIRED.ANY",
"L1_Hit_Indication": "1",
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts all retired memory instructions - loads and stores.", "PublicDescription": "Counts all retired memory instructions - loads and stores.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -329,8 +263,6 @@ ...@@ -329,8 +263,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions with locked access.", "BriefDescription": "Retired load instructions with locked access.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.LOCK_LOADS", "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
...@@ -340,8 +272,6 @@ ...@@ -340,8 +272,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions that split across a cacheline boundary.", "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.SPLIT_LOADS", "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
...@@ -352,12 +282,9 @@ ...@@ -352,12 +282,9 @@
}, },
{ {
"BriefDescription": "Retired store instructions that split across a cacheline boundary.", "BriefDescription": "Retired store instructions that split across a cacheline boundary.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.SPLIT_STORES", "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
"L1_Hit_Indication": "1",
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired store instructions that split across a cacheline boundary.", "PublicDescription": "Counts retired store instructions that split across a cacheline boundary.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
...@@ -365,8 +292,6 @@ ...@@ -365,8 +292,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions that miss the STLB.", "BriefDescription": "Retired load instructions that miss the STLB.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS", "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
...@@ -377,12 +302,9 @@ ...@@ -377,12 +302,9 @@
}, },
{ {
"BriefDescription": "Retired store instructions that miss the STLB.", "BriefDescription": "Retired store instructions that miss the STLB.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MEM_INST_RETIRED.STLB_MISS_STORES", "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
"L1_Hit_Indication": "1",
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Number of retired store instructions that (start a) miss in the 2nd-level TLB (STLB).", "PublicDescription": "Number of retired store instructions that (start a) miss in the 2nd-level TLB (STLB).",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
...@@ -390,8 +312,6 @@ ...@@ -390,8 +312,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources were L3 and cross-core snoop hits in on-pkg core cache", "BriefDescription": "Retired load instructions which data sources were L3 and cross-core snoop hits in on-pkg core cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD2", "EventCode": "0xD2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
...@@ -402,8 +322,6 @@ ...@@ -402,8 +322,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources were HitM responses from shared L3", "BriefDescription": "Retired load instructions which data sources were HitM responses from shared L3",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD2", "EventCode": "0xD2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
...@@ -414,8 +332,6 @@ ...@@ -414,8 +332,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.", "BriefDescription": "Retired load instructions which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD2", "EventCode": "0xD2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
...@@ -425,8 +341,6 @@ ...@@ -425,8 +341,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources were hits in L3 without snoops required", "BriefDescription": "Retired load instructions which data sources were hits in L3 without snoops required",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD2", "EventCode": "0xD2",
"EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE", "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
...@@ -437,8 +351,6 @@ ...@@ -437,8 +351,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram", "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD3", "EventCode": "0xD3",
"EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM", "EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM",
...@@ -449,8 +361,6 @@ ...@@ -449,8 +361,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources missed L3 but serviced from remote dram", "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from remote dram",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD3", "EventCode": "0xD3",
"EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM", "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_DRAM",
...@@ -460,8 +370,6 @@ ...@@ -460,8 +370,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions whose data sources was forwarded from a remote cache", "BriefDescription": "Retired load instructions whose data sources was forwarded from a remote cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD3", "EventCode": "0xD3",
"EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD", "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_FWD",
...@@ -472,8 +380,6 @@ ...@@ -472,8 +380,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions whose data sources was remote HITM", "BriefDescription": "Retired load instructions whose data sources was remote HITM",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD3", "EventCode": "0xD3",
"EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM", "EventName": "MEM_LOAD_L3_MISS_RETIRED.REMOTE_HITM",
...@@ -484,8 +390,6 @@ ...@@ -484,8 +390,6 @@
}, },
{ {
"BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.", "BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD4", "EventCode": "0xD4",
"EventName": "MEM_LOAD_MISC_RETIRED.UC", "EventName": "MEM_LOAD_MISC_RETIRED.UC",
...@@ -495,8 +399,6 @@ ...@@ -495,8 +399,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions which data sources were load missed L1 but hit FB due to preceding miss to the same cache line with data not ready", "BriefDescription": "Retired load instructions which data sources were load missed L1 but hit FB due to preceding miss to the same cache line with data not ready",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.FB_HIT", "EventName": "MEM_LOAD_RETIRED.FB_HIT",
...@@ -507,8 +409,6 @@ ...@@ -507,8 +409,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions with L1 cache hits as data sources", "BriefDescription": "Retired load instructions with L1 cache hits as data sources",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.L1_HIT", "EventName": "MEM_LOAD_RETIRED.L1_HIT",
...@@ -519,8 +419,6 @@ ...@@ -519,8 +419,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions missed L1 cache as data sources", "BriefDescription": "Retired load instructions missed L1 cache as data sources",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.L1_MISS", "EventName": "MEM_LOAD_RETIRED.L1_MISS",
...@@ -531,8 +429,6 @@ ...@@ -531,8 +429,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions with L2 cache hits as data sources", "BriefDescription": "Retired load instructions with L2 cache hits as data sources",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.L2_HIT", "EventName": "MEM_LOAD_RETIRED.L2_HIT",
...@@ -543,8 +439,6 @@ ...@@ -543,8 +439,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions missed L2 cache as data sources", "BriefDescription": "Retired load instructions missed L2 cache as data sources",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.L2_MISS", "EventName": "MEM_LOAD_RETIRED.L2_MISS",
...@@ -555,8 +449,6 @@ ...@@ -555,8 +449,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions with L3 cache hits as data sources", "BriefDescription": "Retired load instructions with L3 cache hits as data sources",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.L3_HIT", "EventName": "MEM_LOAD_RETIRED.L3_HIT",
...@@ -567,8 +459,6 @@ ...@@ -567,8 +459,6 @@
}, },
{ {
"BriefDescription": "Retired load instructions missed L3 cache as data sources", "BriefDescription": "Retired load instructions missed L3 cache as data sources",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xD1", "EventCode": "0xD1",
"EventName": "MEM_LOAD_RETIRED.L3_MISS", "EventName": "MEM_LOAD_RETIRED.L3_MISS",
...@@ -579,8 +469,6 @@ ...@@ -579,8 +469,6 @@
}, },
{ {
"BriefDescription": "Demand and prefetch data reads", "BriefDescription": "Demand and prefetch data reads",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.ALL_DATA_RD", "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
"PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.", "PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
...@@ -589,8 +477,6 @@ ...@@ -589,8 +477,6 @@
}, },
{ {
"BriefDescription": "Any memory transaction that reached the SQ.", "BriefDescription": "Any memory transaction that reached the SQ.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.ALL_REQUESTS", "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
"PublicDescription": "Counts memory transactions reached the super queue including requests initiated by the core, all L3 prefetches, page walks, etc..", "PublicDescription": "Counts memory transactions reached the super queue including requests initiated by the core, all L3 prefetches, page walks, etc..",
...@@ -599,8 +485,6 @@ ...@@ -599,8 +485,6 @@
}, },
{ {
"BriefDescription": "Cacheable and noncachaeble code read requests", "BriefDescription": "Cacheable and noncachaeble code read requests",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD", "EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD",
"PublicDescription": "Counts both cacheable and non-cacheable code read requests.", "PublicDescription": "Counts both cacheable and non-cacheable code read requests.",
...@@ -609,8 +493,6 @@ ...@@ -609,8 +493,6 @@
}, },
{ {
"BriefDescription": "Demand Data Read requests sent to uncore", "BriefDescription": "Demand Data Read requests sent to uncore",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
"PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.", "PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
...@@ -619,8 +501,6 @@ ...@@ -619,8 +501,6 @@
}, },
{ {
"BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM", "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.DEMAND_RFO", "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
"PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.", "PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
...@@ -629,8 +509,6 @@ ...@@ -629,8 +509,6 @@
}, },
{ {
"BriefDescription": "Offcore requests buffer cannot take more entries for this thread core.", "BriefDescription": "Offcore requests buffer cannot take more entries for this thread core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB2", "EventCode": "0xB2",
"EventName": "OFFCORE_REQUESTS_BUFFER.SQ_FULL", "EventName": "OFFCORE_REQUESTS_BUFFER.SQ_FULL",
"PublicDescription": "Counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.Note: Writeback pending FIFO has six entries.", "PublicDescription": "Counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.Note: Writeback pending FIFO has six entries.",
...@@ -639,8 +517,6 @@ ...@@ -639,8 +517,6 @@
}, },
{ {
"BriefDescription": "Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore", "BriefDescription": "Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
"PublicDescription": "Counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.", "PublicDescription": "Counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
...@@ -649,8 +525,6 @@ ...@@ -649,8 +525,6 @@
}, },
{ {
"BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.", "BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
...@@ -660,8 +534,6 @@ ...@@ -660,8 +534,6 @@
}, },
{ {
"BriefDescription": "Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.", "BriefDescription": "Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD",
...@@ -671,8 +543,6 @@ ...@@ -671,8 +543,6 @@
}, },
{ {
"BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore", "BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
...@@ -682,8 +552,6 @@ ...@@ -682,8 +552,6 @@
}, },
{ {
"BriefDescription": "Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore.", "BriefDescription": "Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
...@@ -693,8 +561,6 @@ ...@@ -693,8 +561,6 @@
}, },
{ {
"BriefDescription": "Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle.", "BriefDescription": "Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
"PublicDescription": "Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.", "PublicDescription": "Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
...@@ -703,8 +569,6 @@ ...@@ -703,8 +569,6 @@
}, },
{ {
"BriefDescription": "Offcore outstanding Demand Data Read transactions in uncore queue.", "BriefDescription": "Offcore outstanding Demand Data Read transactions in uncore queue.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
"PublicDescription": "Counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.Note: A prefetch promoted to Demand is counted from the promotion point.", "PublicDescription": "Counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.Note: A prefetch promoted to Demand is counted from the promotion point.",
...@@ -713,8 +577,6 @@ ...@@ -713,8 +577,6 @@
}, },
{ {
"BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.", "BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "6", "CounterMask": "6",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
...@@ -723,8 +585,6 @@ ...@@ -723,8 +585,6 @@
}, },
{ {
"BriefDescription": "Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle", "BriefDescription": "Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
"PublicDescription": "Counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.", "PublicDescription": "Counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
...@@ -733,8 +593,6 @@ ...@@ -733,8 +593,6 @@
}, },
{ {
"BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction", "BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE", "EventName": "OFFCORE_RESPONSE",
"PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.", "PublicDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
...@@ -743,872 +601,654 @@ ...@@ -743,872 +601,654 @@
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that have any response type.", "BriefDescription": "Counts all demand & prefetch data reads that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10491", "MSRValue": "0x10491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3.", "BriefDescription": "Counts all demand & prefetch data reads that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0491", "MSRValue": "0x3F803C0491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0491", "MSRValue": "0x10003C0491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0491", "MSRValue": "0x4003C0491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0491", "MSRValue": "0x1003C0491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0491", "MSRValue": "0x8003C0491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that have any response type.", "BriefDescription": "Counts all prefetch data reads that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10490", "MSRValue": "0x10490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that hit in the L3.", "BriefDescription": "Counts all prefetch data reads that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0490", "MSRValue": "0x3F803C0490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0490", "MSRValue": "0x10003C0490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0490", "MSRValue": "0x4003C0490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all prefetch data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0490", "MSRValue": "0x1003C0490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0490", "MSRValue": "0x8003C0490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that have any response type.", "BriefDescription": "Counts prefetch RFOs that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10120", "MSRValue": "0x10120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that hit in the L3.", "BriefDescription": "Counts prefetch RFOs that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0120", "MSRValue": "0x3F803C0120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0120", "MSRValue": "0x10003C0120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0120", "MSRValue": "0x4003C0120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts prefetch RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0120", "MSRValue": "0x1003C0120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0120", "MSRValue": "0x8003C0120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that have any response type.", "BriefDescription": "Counts all demand & prefetch RFOs that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.ALL_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10122", "MSRValue": "0x10122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3.", "BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0122", "MSRValue": "0x3F803C0122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0122", "MSRValue": "0x10003C0122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0122", "MSRValue": "0x4003C0122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0122", "MSRValue": "0x1003C0122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0122", "MSRValue": "0x8003C0122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that have any response type.", "BriefDescription": "Counts all demand code reads that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10004", "MSRValue": "0x10004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that hit in the L3.", "BriefDescription": "Counts all demand code reads that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0004", "MSRValue": "0x3F803C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand code reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0004", "MSRValue": "0x10003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand code reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0004", "MSRValue": "0x4003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all demand code reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0004", "MSRValue": "0x1003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0004", "MSRValue": "0x8003C0004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that have any response type.", "BriefDescription": "Counts demand data reads that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10001", "MSRValue": "0x10001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that hit in the L3.", "BriefDescription": "Counts demand data reads that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0001", "MSRValue": "0x3F803C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts demand data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0001", "MSRValue": "0x10003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts demand data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0001", "MSRValue": "0x4003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts demand data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0001", "MSRValue": "0x1003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0001", "MSRValue": "0x8003C0001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that have any response type.", "BriefDescription": "Counts all demand data writes (RFOs) that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10002", "MSRValue": "0x10002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3.", "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0002", "MSRValue": "0x3F803C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0002", "MSRValue": "0x10003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0002", "MSRValue": "0x4003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0002", "MSRValue": "0x1003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0002", "MSRValue": "0x8003C0002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that have any response type.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10400", "MSRValue": "0x10400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0400", "MSRValue": "0x3F803C0400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0400", "MSRValue": "0x10003C0400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0400", "MSRValue": "0x4003C0400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0400", "MSRValue": "0x1003C0400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0400", "MSRValue": "0x8003C0400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that have any response type.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10010", "MSRValue": "0x10010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0010", "MSRValue": "0x3F803C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0010", "MSRValue": "0x10003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0010", "MSRValue": "0x4003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0010", "MSRValue": "0x1003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0010", "MSRValue": "0x8003C0010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that have any response type.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10020", "MSRValue": "0x10020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0020", "MSRValue": "0x3F803C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0020", "MSRValue": "0x10003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0020", "MSRValue": "0x4003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0020", "MSRValue": "0x1003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0020", "MSRValue": "0x8003C0020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that have any response type.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10080", "MSRValue": "0x10080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0080", "MSRValue": "0x3F803C0080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0080", "MSRValue": "0x10003C0080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0080", "MSRValue": "0x4003C0080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0080", "MSRValue": "0x1003C0080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0080", "MSRValue": "0x8003C0080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that have any response type.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that have any response type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.ANY_RESPONSE", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.ANY_RESPONSE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10100", "MSRValue": "0x10100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3F803C0100", "MSRValue": "0x3F803C0100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.HITM_OTHER_CORE", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.HITM_OTHER_CORE",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x10003C0100", "MSRValue": "0x10003C0100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.HIT_OTHER_CORE_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x4003C0100", "MSRValue": "0x4003C0100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.NO_SNOOP_NEEDED", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.NO_SNOOP_NEEDED",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x1003C0100", "MSRValue": "0x1003C0100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "BriefDescription": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_HIT_WITH_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_HIT_WITH_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x8003C0100", "MSRValue": "0x8003C0100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Number of cache line split locks sent to uncore.", "BriefDescription": "Number of cache line split locks sent to uncore.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xF4", "EventCode": "0xF4",
"EventName": "SQ_MISC.SPLIT_LOCK", "EventName": "SQ_MISC.SPLIT_LOCK",
"PublicDescription": "Counts the number of cache line split locks sent to the uncore.", "PublicDescription": "Counts the number of cache line split locks sent to the uncore.",
...@@ -1617,8 +1257,6 @@ ...@@ -1617,8 +1257,6 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHNTA instructions executed.", "BriefDescription": "Number of PREFETCHNTA instructions executed.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.NTA", "EventName": "SW_PREFETCH_ACCESS.NTA",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -1626,8 +1264,6 @@ ...@@ -1626,8 +1264,6 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHW instructions executed.", "BriefDescription": "Number of PREFETCHW instructions executed.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.PREFETCHW", "EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -1635,8 +1271,6 @@ ...@@ -1635,8 +1271,6 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHT0 instructions executed.", "BriefDescription": "Number of PREFETCHT0 instructions executed.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.T0", "EventName": "SW_PREFETCH_ACCESS.T0",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -1644,8 +1278,6 @@ ...@@ -1644,8 +1278,6 @@
}, },
{ {
"BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.", "BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x32", "EventCode": "0x32",
"EventName": "SW_PREFETCH_ACCESS.T1_T2", "EventName": "SW_PREFETCH_ACCESS.T1_T2",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
......
tools/perf/pmu-events/arch/x86/skylakex/floating-point.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "Counts once for most SIMD 128-bit packed computational double precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.", "BriefDescription": "Counts once for most SIMD 128-bit packed computational double precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
"PublicDescription": "Counts once for most SIMD 128-bit packed computational double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Counts once for most SIMD 128-bit packed computational double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "Counts once for most SIMD 128-bit packed computational single precision floating-point instruction retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.", "BriefDescription": "Counts once for most SIMD 128-bit packed computational single precision floating-point instruction retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
"PublicDescription": "Counts once for most SIMD 128-bit packed computational single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Counts once for most SIMD 128-bit packed computational single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "Counts once for most SIMD 256-bit packed double computational precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.", "BriefDescription": "Counts once for most SIMD 256-bit packed double computational precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
"PublicDescription": "Counts once for most SIMD 256-bit packed double computational precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Counts once for most SIMD 256-bit packed double computational precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -31,8 +25,6 @@ ...@@ -31,8 +25,6 @@
}, },
{ {
"BriefDescription": "Counts once for most SIMD 256-bit packed single computational precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.", "BriefDescription": "Counts once for most SIMD 256-bit packed single computational precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
"PublicDescription": "Counts once for most SIMD 256-bit packed single computational precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Counts once for most SIMD 256-bit packed single computational precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -41,8 +33,6 @@ ...@@ -41,8 +33,6 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_DOUBLE",
"PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 512-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -51,8 +41,6 @@ ...@@ -51,8 +41,6 @@
}, },
{ {
"BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.", "BriefDescription": "Counts number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.512B_PACKED_SINGLE",
"PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Number of SSE/AVX computational 512-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 16 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT14 RCP14 FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -61,8 +49,6 @@ ...@@ -61,8 +49,6 @@
}, },
{ {
"BriefDescription": "Counts once for most SIMD scalar computational double precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.", "BriefDescription": "Counts once for most SIMD scalar computational double precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE", "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
"PublicDescription": "Counts once for most SIMD scalar computational double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SIMD scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Counts once for most SIMD scalar computational double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SIMD scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -71,8 +57,6 @@ ...@@ -71,8 +57,6 @@
}, },
{ {
"BriefDescription": "Counts once for most SIMD scalar computational single precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.", "BriefDescription": "Counts once for most SIMD scalar computational single precision floating-point instructions retired. Counts twice for DPP and FM(N)ADD/SUB instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC7", "EventCode": "0xC7",
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE", "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
"PublicDescription": "Counts once for most SIMD scalar computational single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SIMD scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.", "PublicDescription": "Counts once for most SIMD scalar computational single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SIMD scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
...@@ -81,8 +65,6 @@ ...@@ -81,8 +65,6 @@
}, },
{ {
"BriefDescription": "Cycles with any input/output SSE or FP assist", "BriefDescription": "Cycles with any input/output SSE or FP assist",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xCA", "EventCode": "0xCA",
"EventName": "FP_ASSIST.ANY", "EventName": "FP_ASSIST.ANY",
......
tools/perf/pmu-events/arch/x86/skylakex/frontend.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.", "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xE6", "EventCode": "0xE6",
"EventName": "BACLEARS.ANY", "EventName": "BACLEARS.ANY",
"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.", "PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xAB", "EventCode": "0xAB",
"EventName": "DSB2MITE_SWITCHES.COUNT", "EventName": "DSB2MITE_SWITCHES.COUNT",
"PublicDescription": "This event counts the number of the Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Stream Buffer (DSB) cache and u-arch forced misses.\nNote: Invoking MITE requires two or three cycles delay.", "PublicDescription": "This event counts the number of the Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Stream Buffer (DSB) cache and u-arch forced misses.\nNote: Invoking MITE requires two or three cycles delay.",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xAB", "EventCode": "0xAB",
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES", "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
"PublicDescription": "Counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles.", "PublicDescription": "Counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. MM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.Penalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 02 cycles.",
...@@ -31,8 +25,6 @@ ...@@ -31,8 +25,6 @@
}, },
{ {
"BriefDescription": "Retired Instructions who experienced DSB miss.", "BriefDescription": "Retired Instructions who experienced DSB miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.ANY_DSB_MISS", "EventName": "FRONTEND_RETIRED.ANY_DSB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -40,13 +32,10 @@ ...@@ -40,13 +32,10 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", "PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired Instructions who experienced a critical DSB miss.", "BriefDescription": "Retired Instructions who experienced a critical DSB miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.DSB_MISS", "EventName": "FRONTEND_RETIRED.DSB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -54,13 +43,10 @@ ...@@ -54,13 +43,10 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Number of retired Instructions that experienced a critical DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to the back-end as a result of the DSB miss.", "PublicDescription": "Number of retired Instructions that experienced a critical DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to the back-end as a result of the DSB miss.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired Instructions who experienced iTLB true miss.", "BriefDescription": "Retired Instructions who experienced iTLB true miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.ITLB_MISS", "EventName": "FRONTEND_RETIRED.ITLB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -68,39 +54,30 @@ ...@@ -68,39 +54,30 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired Instructions that experienced iTLB (Instruction TLB) true miss.", "PublicDescription": "Counts retired Instructions that experienced iTLB (Instruction TLB) true miss.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.", "BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.L1I_MISS", "EventName": "FRONTEND_RETIRED.L1I_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x12", "MSRValue": "0x12",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.", "BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.L2_MISS", "EventName": "FRONTEND_RETIRED.L2_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x13", "MSRValue": "0x13",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xc6", "EventCode": "0xc6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_1", "EventName": "FRONTEND_RETIRED.LATENCY_GE_1",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -108,26 +85,20 @@ ...@@ -108,26 +85,20 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 1 cycle which was not interrupted by a back-end stall.", "PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 1 cycle which was not interrupted by a back-end stall.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_128", "EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x408006", "MSRValue": "0x408006",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_16", "EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -135,39 +106,30 @@ ...@@ -135,39 +106,30 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x400206", "MSRValue": "0x400206",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_256", "EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x410006", "MSRValue": "0x410006",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -175,39 +137,30 @@ ...@@ -175,39 +137,30 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x200206", "MSRValue": "0x200206",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_3", "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_3",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x300206", "MSRValue": "0x300206",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_32", "EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -215,52 +168,40 @@ ...@@ -215,52 +168,40 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_4", "EventName": "FRONTEND_RETIRED.LATENCY_GE_4",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x400406", "MSRValue": "0x400406",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_512", "EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x420006", "MSRValue": "0x420006",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_64", "EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
"MSRValue": "0x404006", "MSRValue": "0x404006",
"PEBS": "1", "PEBS": "1",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.", "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.LATENCY_GE_8", "EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -268,13 +209,10 @@ ...@@ -268,13 +209,10 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops.", "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.", "BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC6", "EventCode": "0xC6",
"EventName": "FRONTEND_RETIRED.STLB_MISS", "EventName": "FRONTEND_RETIRED.STLB_MISS",
"MSRIndex": "0x3F7", "MSRIndex": "0x3F7",
...@@ -282,13 +220,10 @@ ...@@ -282,13 +220,10 @@
"PEBS": "1", "PEBS": "1",
"PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss.", "PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.", "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "ICACHE_16B.IFDATA_STALL", "EventName": "ICACHE_16B.IFDATA_STALL",
"PublicDescription": "Cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity.", "PublicDescription": "Cycles where a code line fetch is stalled due to an L1 instruction cache miss. The legacy decode pipeline works at a 16 Byte granularity.",
...@@ -297,8 +232,6 @@ ...@@ -297,8 +232,6 @@
}, },
{ {
"BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.", "BriefDescription": "Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_64B.IFTAG_HIT", "EventName": "ICACHE_64B.IFTAG_HIT",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -306,8 +239,6 @@ ...@@ -306,8 +239,6 @@
}, },
{ {
"BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.", "BriefDescription": "Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_64B.IFTAG_MISS", "EventName": "ICACHE_64B.IFTAG_MISS",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -315,8 +246,6 @@ ...@@ -315,8 +246,6 @@
}, },
{ {
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.", "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x83", "EventCode": "0x83",
"EventName": "ICACHE_64B.IFTAG_STALL", "EventName": "ICACHE_64B.IFTAG_STALL",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
...@@ -324,8 +253,6 @@ ...@@ -324,8 +253,6 @@
}, },
{ {
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops", "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS", "EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
...@@ -335,8 +262,6 @@ ...@@ -335,8 +262,6 @@
}, },
{ {
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop", "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS", "EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
...@@ -346,8 +271,6 @@ ...@@ -346,8 +271,6 @@
}, },
{ {
"BriefDescription": "Cycles MITE is delivering 4 Uops", "BriefDescription": "Cycles MITE is delivering 4 Uops",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS", "EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
...@@ -357,8 +280,6 @@ ...@@ -357,8 +280,6 @@
}, },
{ {
"BriefDescription": "Cycles MITE is delivering any Uop", "BriefDescription": "Cycles MITE is delivering any Uop",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS", "EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
...@@ -368,8 +289,6 @@ ...@@ -368,8 +289,6 @@
}, },
{ {
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path", "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.DSB_CYCLES", "EventName": "IDQ.DSB_CYCLES",
...@@ -379,8 +298,6 @@ ...@@ -379,8 +298,6 @@
}, },
{ {
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path", "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.DSB_UOPS", "EventName": "IDQ.DSB_UOPS",
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ.", "PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may 'bypass' the IDQ.",
...@@ -389,8 +306,6 @@ ...@@ -389,8 +306,6 @@
}, },
{ {
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path", "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MITE_CYCLES", "EventName": "IDQ.MITE_CYCLES",
...@@ -400,8 +315,6 @@ ...@@ -400,8 +315,6 @@
}, },
{ {
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path", "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MITE_UOPS", "EventName": "IDQ.MITE_UOPS",
"PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).", "PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may 'bypass' the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
...@@ -410,8 +323,6 @@ ...@@ -410,8 +323,6 @@
}, },
{ {
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy", "BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MS_CYCLES", "EventName": "IDQ.MS_CYCLES",
...@@ -421,8 +332,6 @@ ...@@ -421,8 +332,6 @@
}, },
{ {
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy", "BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MS_DSB_CYCLES", "EventName": "IDQ.MS_DSB_CYCLES",
...@@ -432,8 +341,6 @@ ...@@ -432,8 +341,6 @@
}, },
{ {
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy", "BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MS_MITE_UOPS", "EventName": "IDQ.MS_MITE_UOPS",
"PublicDescription": "Counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ.", "PublicDescription": "Counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ.",
...@@ -442,8 +349,6 @@ ...@@ -442,8 +349,6 @@
}, },
{ {
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer", "BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x79", "EventCode": "0x79",
...@@ -454,8 +359,6 @@ ...@@ -454,8 +359,6 @@
}, },
{ {
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy", "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x79", "EventCode": "0x79",
"EventName": "IDQ.MS_UOPS", "EventName": "IDQ.MS_UOPS",
"PublicDescription": "Counts the total number of uops delivered by the Microcode Sequencer (MS). Any instruction over 4 uops will be delivered by the MS. Some instructions such as transcendentals may additionally generate uops from the MS.", "PublicDescription": "Counts the total number of uops delivered by the Microcode Sequencer (MS). Any instruction over 4 uops will be delivered by the MS. Some instructions such as transcendentals may additionally generate uops from the MS.",
...@@ -464,8 +367,6 @@ ...@@ -464,8 +367,6 @@
}, },
{ {
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled", "BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
"PublicDescription": "Counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4 x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when: a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread. b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions). c. Instruction Decode Queue (IDQ) delivers four uops.", "PublicDescription": "Counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding 4 x when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when: a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread. b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions). c. Instruction Decode Queue (IDQ) delivers four uops.",
...@@ -474,8 +375,6 @@ ...@@ -474,8 +375,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled", "BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
...@@ -485,8 +384,6 @@ ...@@ -485,8 +384,6 @@
}, },
{ {
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.", "BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
...@@ -496,8 +393,6 @@ ...@@ -496,8 +393,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled", "BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "3", "CounterMask": "3",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
...@@ -507,8 +402,6 @@ ...@@ -507,8 +402,6 @@
}, },
{ {
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.", "BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
...@@ -518,8 +411,6 @@ ...@@ -518,8 +411,6 @@
}, },
{ {
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.", "BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x9C", "EventCode": "0x9C",
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE", "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
......
tools/perf/pmu-events/arch/x86/skylakex/memory.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "Cycles while L3 cache miss demand load is outstanding.", "BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS", "EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.", "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "6", "CounterMask": "6",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS", "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).", "BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.ABORTED", "EventName": "HLE_RETIRED.ABORTED",
"PEBS": "1", "PEBS": "1",
...@@ -32,8 +26,6 @@ ...@@ -32,8 +26,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).", "BriefDescription": "Number of times an HLE execution aborted due to unfriendly events (such as interrupts).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.ABORTED_EVENTS", "EventName": "HLE_RETIRED.ABORTED_EVENTS",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -41,8 +33,6 @@ ...@@ -41,8 +33,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).", "BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.ABORTED_MEM", "EventName": "HLE_RETIRED.ABORTED_MEM",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -50,8 +40,6 @@ ...@@ -50,8 +40,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type", "BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.ABORTED_MEMTYPE", "EventName": "HLE_RETIRED.ABORTED_MEMTYPE",
"PublicDescription": "Number of times an HLE execution aborted due to incompatible memory type.", "PublicDescription": "Number of times an HLE execution aborted due to incompatible memory type.",
...@@ -60,8 +48,6 @@ ...@@ -60,8 +48,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to hardware timer expiration.", "BriefDescription": "Number of times an HLE execution aborted due to hardware timer expiration.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.ABORTED_TIMER", "EventName": "HLE_RETIRED.ABORTED_TIMER",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -69,8 +55,6 @@ ...@@ -69,8 +55,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).", "BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY", "EventName": "HLE_RETIRED.ABORTED_UNFRIENDLY",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -78,8 +62,6 @@ ...@@ -78,8 +62,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution successfully committed", "BriefDescription": "Number of times an HLE execution successfully committed",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.COMMIT", "EventName": "HLE_RETIRED.COMMIT",
"PublicDescription": "Number of times HLE commit succeeded.", "PublicDescription": "Number of times HLE commit succeeded.",
...@@ -88,8 +70,6 @@ ...@@ -88,8 +70,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE execution started.", "BriefDescription": "Number of times an HLE execution started.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "HLE_RETIRED.START", "EventName": "HLE_RETIRED.START",
"PublicDescription": "Number of times we entered an HLE region. Does not count nested transactions.", "PublicDescription": "Number of times we entered an HLE region. Does not count nested transactions.",
...@@ -98,8 +78,6 @@ ...@@ -98,8 +78,6 @@
}, },
{ {
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.", "BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL089", "Errata": "SKL089",
"EventCode": "0xC3", "EventCode": "0xC3",
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING", "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
...@@ -109,8 +87,6 @@ ...@@ -109,8 +87,6 @@
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
...@@ -119,13 +95,10 @@ ...@@ -119,13 +95,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "1009", "SampleAfterValue": "1009",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
...@@ -134,13 +107,10 @@ ...@@ -134,13 +107,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "20011", "SampleAfterValue": "20011",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
...@@ -149,13 +119,10 @@ ...@@ -149,13 +119,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "503", "SampleAfterValue": "503",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
...@@ -164,13 +131,10 @@ ...@@ -164,13 +131,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "100007", "SampleAfterValue": "100007",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
...@@ -179,13 +143,10 @@ ...@@ -179,13 +143,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
...@@ -194,13 +155,10 @@ ...@@ -194,13 +155,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "101", "SampleAfterValue": "101",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
...@@ -209,13 +167,10 @@ ...@@ -209,13 +167,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "2003", "SampleAfterValue": "2003",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.", "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Data_LA": "1", "Data_LA": "1",
"EventCode": "0xcd", "EventCode": "0xcd",
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8", "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
...@@ -224,13 +179,10 @@ ...@@ -224,13 +179,10 @@
"PEBS": "2", "PEBS": "2",
"PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency.", "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency.",
"SampleAfterValue": "50021", "SampleAfterValue": "50021",
"TakenAlone": "1",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Demand Data Read requests who miss L3 cache", "BriefDescription": "Demand Data Read requests who miss L3 cache",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB0", "EventCode": "0xB0",
"EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
"PublicDescription": "Demand Data Read requests who miss L3 cache.", "PublicDescription": "Demand Data Read requests who miss L3 cache.",
...@@ -239,8 +191,6 @@ ...@@ -239,8 +191,6 @@
}, },
{ {
"BriefDescription": "Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.", "BriefDescription": "Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
...@@ -249,8 +199,6 @@ ...@@ -249,8 +199,6 @@
}, },
{ {
"BriefDescription": "Counts number of Offcore outstanding Demand Data Read requests that miss L3 cache in the superQ every cycle.", "BriefDescription": "Counts number of Offcore outstanding Demand Data Read requests that miss L3 cache in the superQ every cycle.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -258,8 +206,6 @@ ...@@ -258,8 +206,6 @@
}, },
{ {
"BriefDescription": "Cycles with at least 6 Demand Data Read requests that miss L3 cache in the superQ.", "BriefDescription": "Cycles with at least 6 Demand Data Read requests that miss L3 cache in the superQ.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "6", "CounterMask": "6",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6", "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6",
...@@ -268,872 +214,654 @@ ...@@ -268,872 +214,654 @@
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that miss in the L3.", "BriefDescription": "Counts all demand & prefetch data reads that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000491", "MSRValue": "0x3FBC000491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00491", "MSRValue": "0x103FC00491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00491", "MSRValue": "0x83FC00491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00491", "MSRValue": "0x63FC00491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000491", "MSRValue": "0x604000491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800491", "MSRValue": "0x63B800491",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that miss in the L3.", "BriefDescription": "Counts all prefetch data reads that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000490", "MSRValue": "0x3FBC000490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all prefetch data reads that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00490", "MSRValue": "0x103FC00490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00490", "MSRValue": "0x83FC00490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00490", "MSRValue": "0x63FC00490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000490", "MSRValue": "0x604000490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all prefetch data reads that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800490", "MSRValue": "0x63B800490",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that miss in the L3.", "BriefDescription": "Counts prefetch RFOs that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000120", "MSRValue": "0x3FBC000120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00120", "MSRValue": "0x103FC00120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00120", "MSRValue": "0x83FC00120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00120", "MSRValue": "0x63FC00120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000120", "MSRValue": "0x604000120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts prefetch RFOs that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800120", "MSRValue": "0x63B800120",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3.", "BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000122", "MSRValue": "0x3FBC000122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00122", "MSRValue": "0x103FC00122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00122", "MSRValue": "0x83FC00122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00122", "MSRValue": "0x63FC00122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000122", "MSRValue": "0x604000122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800122", "MSRValue": "0x63B800122",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that miss in the L3.", "BriefDescription": "Counts all demand code reads that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000004", "MSRValue": "0x3FBC000004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all demand code reads that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00004", "MSRValue": "0x103FC00004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all demand code reads that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00004", "MSRValue": "0x83FC00004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00004", "MSRValue": "0x63FC00004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000004", "MSRValue": "0x604000004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800004", "MSRValue": "0x63B800004",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that miss in the L3.", "BriefDescription": "Counts demand data reads that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000001", "MSRValue": "0x3FBC000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts demand data reads that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00001", "MSRValue": "0x103FC00001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts demand data reads that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00001", "MSRValue": "0x83FC00001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00001", "MSRValue": "0x63FC00001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000001", "MSRValue": "0x604000001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800001", "MSRValue": "0x63B800001",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that miss in the L3.", "BriefDescription": "Counts all demand data writes (RFOs) that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000002", "MSRValue": "0x3FBC000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00002", "MSRValue": "0x103FC00002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00002", "MSRValue": "0x83FC00002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00002", "MSRValue": "0x63FC00002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000002", "MSRValue": "0x604000002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800002", "MSRValue": "0x63B800002",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss in the L3.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000400", "MSRValue": "0x3FBC000400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00400", "MSRValue": "0x103FC00400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00400", "MSRValue": "0x83FC00400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00400", "MSRValue": "0x63FC00400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000400", "MSRValue": "0x604000400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts L1 data cache hardware prefetch requests and software prefetch requests that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L1D_AND_SW.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800400", "MSRValue": "0x63B800400",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000010", "MSRValue": "0x3FBC000010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00010", "MSRValue": "0x103FC00010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00010", "MSRValue": "0x83FC00010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00010", "MSRValue": "0x63FC00010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000010", "MSRValue": "0x604000010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800010", "MSRValue": "0x63B800010",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000020", "MSRValue": "0x3FBC000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00020", "MSRValue": "0x103FC00020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00020", "MSRValue": "0x83FC00020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00020", "MSRValue": "0x63FC00020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000020", "MSRValue": "0x604000020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800020", "MSRValue": "0x63B800020",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000080", "MSRValue": "0x3FBC000080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00080", "MSRValue": "0x103FC00080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00080", "MSRValue": "0x83FC00080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00080", "MSRValue": "0x63FC00080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000080", "MSRValue": "0x604000080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800080", "MSRValue": "0x63B800080",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.ANY_SNOOP", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.ANY_SNOOP",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x3FBC000100", "MSRValue": "0x3FBC000100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the modified data is transferred from remote cache.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the modified data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HITM", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HITM",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x103FC00100", "MSRValue": "0x103FC00100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and clean or shared data is transferred from remote cache.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and clean or shared data is transferred from remote cache.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HIT_FORWARD", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.REMOTE_HIT_FORWARD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x83FC00100", "MSRValue": "0x83FC00100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local or remote dram.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local or remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63FC00100", "MSRValue": "0x63FC00100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local dram.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from local dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x604000100", "MSRValue": "0x604000100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from remote dram.", "BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 and the data is returned from remote dram.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xB7, 0xBB", "EventCode": "0xB7, 0xBB",
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD", "EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_REMOTE_DRAM.SNOOP_MISS_OR_NO_FWD",
"MSRIndex": "0x1a6,0x1a7", "MSRIndex": "0x1a6,0x1a7",
"MSRValue": "0x63B800100", "MSRValue": "0x63B800100",
"Offcore": "1",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
"UMask": "0x1" "UMask": "0x1"
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).", "BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.ABORTED", "EventName": "RTM_RETIRED.ABORTED",
"PEBS": "1", "PEBS": "1",
...@@ -1143,8 +871,6 @@ ...@@ -1143,8 +871,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)", "BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.ABORTED_EVENTS", "EventName": "RTM_RETIRED.ABORTED_EVENTS",
"PublicDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).", "PublicDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
...@@ -1153,8 +879,6 @@ ...@@ -1153,8 +879,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)", "BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.ABORTED_MEM", "EventName": "RTM_RETIRED.ABORTED_MEM",
"PublicDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).", "PublicDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
...@@ -1163,8 +887,6 @@ ...@@ -1163,8 +887,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type", "BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.ABORTED_MEMTYPE", "EventName": "RTM_RETIRED.ABORTED_MEMTYPE",
"PublicDescription": "Number of times an RTM execution aborted due to incompatible memory type.", "PublicDescription": "Number of times an RTM execution aborted due to incompatible memory type.",
...@@ -1173,8 +895,6 @@ ...@@ -1173,8 +895,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to uncommon conditions.", "BriefDescription": "Number of times an RTM execution aborted due to uncommon conditions.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.ABORTED_TIMER", "EventName": "RTM_RETIRED.ABORTED_TIMER",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -1182,8 +902,6 @@ ...@@ -1182,8 +902,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions", "BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY", "EventName": "RTM_RETIRED.ABORTED_UNFRIENDLY",
"PublicDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions.", "PublicDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions.",
...@@ -1192,8 +910,6 @@ ...@@ -1192,8 +910,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution successfully committed", "BriefDescription": "Number of times an RTM execution successfully committed",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.COMMIT", "EventName": "RTM_RETIRED.COMMIT",
"PublicDescription": "Number of times RTM commit succeeded.", "PublicDescription": "Number of times RTM commit succeeded.",
...@@ -1202,8 +918,6 @@ ...@@ -1202,8 +918,6 @@
}, },
{ {
"BriefDescription": "Number of times an RTM execution started.", "BriefDescription": "Number of times an RTM execution started.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC9", "EventCode": "0xC9",
"EventName": "RTM_RETIRED.START", "EventName": "RTM_RETIRED.START",
"PublicDescription": "Number of times we entered an RTM region. Does not count nested transactions.", "PublicDescription": "Number of times we entered an RTM region. Does not count nested transactions.",
...@@ -1212,8 +926,6 @@ ...@@ -1212,8 +926,6 @@
}, },
{ {
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.", "BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC1", "EventName": "TX_EXEC.MISC1",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -1221,8 +933,6 @@ ...@@ -1221,8 +933,6 @@
}, },
{ {
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region", "BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC2", "EventName": "TX_EXEC.MISC2",
"PublicDescription": "Unfriendly TSX abort triggered by a vzeroupper instruction.", "PublicDescription": "Unfriendly TSX abort triggered by a vzeroupper instruction.",
...@@ -1231,8 +941,6 @@ ...@@ -1231,8 +941,6 @@
}, },
{ {
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded", "BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC3", "EventName": "TX_EXEC.MISC3",
"PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep.", "PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep.",
...@@ -1241,8 +949,6 @@ ...@@ -1241,8 +949,6 @@
}, },
{ {
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.", "BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC4", "EventName": "TX_EXEC.MISC4",
"PublicDescription": "RTM region detected inside HLE.", "PublicDescription": "RTM region detected inside HLE.",
...@@ -1251,8 +957,6 @@ ...@@ -1251,8 +957,6 @@
}, },
{ {
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region", "BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x5d", "EventCode": "0x5d",
"EventName": "TX_EXEC.MISC5", "EventName": "TX_EXEC.MISC5",
"PublicDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.", "PublicDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
...@@ -1261,8 +965,6 @@ ...@@ -1261,8 +965,6 @@
}, },
{ {
"BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes.", "BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_CAPACITY", "EventName": "TX_MEM.ABORT_CAPACITY",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -1270,8 +972,6 @@ ...@@ -1270,8 +972,6 @@
}, },
{ {
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address", "BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_CONFLICT", "EventName": "TX_MEM.ABORT_CONFLICT",
"PublicDescription": "Number of times a TSX line had a cache conflict.", "PublicDescription": "Number of times a TSX line had a cache conflict.",
...@@ -1280,8 +980,6 @@ ...@@ -1280,8 +980,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer", "BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH", "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
"PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.", "PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
...@@ -1290,8 +988,6 @@ ...@@ -1290,8 +988,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.", "BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY", "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
"PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.", "PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
...@@ -1300,8 +996,6 @@ ...@@ -1300,8 +996,6 @@
}, },
{ {
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.", "BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT", "EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
"PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.", "PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
...@@ -1310,8 +1004,6 @@ ...@@ -1310,8 +1004,6 @@
}, },
{ {
"BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer", "BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK", "EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
"PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock.", "PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock.",
...@@ -1320,8 +1012,6 @@ ...@@ -1320,8 +1012,6 @@
}, },
{ {
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.", "BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x54", "EventCode": "0x54",
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL", "EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
"PublicDescription": "Number of times we could not allocate Lock Buffer.", "PublicDescription": "Number of times we could not allocate Lock Buffer.",
......
tools/perf/pmu-events/arch/x86/skylakex/other.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the Non-AVX turbo schedule.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.LVL0_TURBO_LICENSE", "EventName": "CORE_POWER.LVL0_TURBO_LICENSE",
"PublicDescription": "Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.", "PublicDescription": "Core cycles where the core was running with power-delivery for baseline license level 0. This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.LVL1_TURBO_LICENSE", "EventName": "CORE_POWER.LVL1_TURBO_LICENSE",
"PublicDescription": "Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.", "PublicDescription": "Core cycles where the core was running with power-delivery for license level 1. This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.", "BriefDescription": "Core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.LVL2_TURBO_LICENSE", "EventName": "CORE_POWER.LVL2_TURBO_LICENSE",
"PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server michroarchtecture). This includes high current AVX 512-bit instructions.", "PublicDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in Skylake Server michroarchtecture). This includes high current AVX 512-bit instructions.",
...@@ -31,8 +25,6 @@ ...@@ -31,8 +25,6 @@
}, },
{ {
"BriefDescription": "Core cycles the core was throttled due to a pending power level request.", "BriefDescription": "Core cycles the core was throttled due to a pending power level request.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x28", "EventCode": "0x28",
"EventName": "CORE_POWER.THROTTLE", "EventName": "CORE_POWER.THROTTLE",
"PublicDescription": "Core cycles the out-of-order engine was throttled due to a pending power level request.", "PublicDescription": "Core cycles the out-of-order engine was throttled due to a pending power level request.",
...@@ -41,8 +33,6 @@ ...@@ -41,8 +33,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IFWDFE", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IFWDFE",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDFE", "EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDFE",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -50,8 +40,6 @@ ...@@ -50,8 +40,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IFWDM", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IFWDM",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDM", "EventName": "CORE_SNOOP_RESPONSE.RSP_IFWDM",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -59,8 +47,6 @@ ...@@ -59,8 +47,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IHITFSE", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IHITFSE",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IHITFSE", "EventName": "CORE_SNOOP_RESPONSE.RSP_IHITFSE",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -68,8 +54,6 @@ ...@@ -68,8 +54,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IHITI", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_IHITI",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_IHITI", "EventName": "CORE_SNOOP_RESPONSE.RSP_IHITI",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -77,8 +61,6 @@ ...@@ -77,8 +61,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SFWDFE", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SFWDFE",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDFE", "EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDFE",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -86,8 +68,6 @@ ...@@ -86,8 +68,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SFWDM", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SFWDM",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDM", "EventName": "CORE_SNOOP_RESPONSE.RSP_SFWDM",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -95,8 +75,6 @@ ...@@ -95,8 +75,6 @@
}, },
{ {
"BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SHITFSE", "BriefDescription": "CORE_SNOOP_RESPONSE.RSP_SHITFSE",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xEF", "EventCode": "0xEF",
"EventName": "CORE_SNOOP_RESPONSE.RSP_SHITFSE", "EventName": "CORE_SNOOP_RESPONSE.RSP_SHITFSE",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -104,8 +82,6 @@ ...@@ -104,8 +82,6 @@
}, },
{ {
"BriefDescription": "Number of hardware interrupts received by the processor.", "BriefDescription": "Number of hardware interrupts received by the processor.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xCB", "EventCode": "0xCB",
"EventName": "HW_INTERRUPTS.RECEIVED", "EventName": "HW_INTERRUPTS.RECEIVED",
"PublicDescription": "Counts the number of hardware interruptions received by the processor.", "PublicDescription": "Counts the number of hardware interruptions received by the processor.",
...@@ -114,8 +90,6 @@ ...@@ -114,8 +90,6 @@
}, },
{ {
"BriefDescription": "Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly", "BriefDescription": "Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xFE", "EventCode": "0xFE",
"EventName": "IDI_MISC.WB_DOWNGRADE", "EventName": "IDI_MISC.WB_DOWNGRADE",
"PublicDescription": "Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly.", "PublicDescription": "Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly.",
...@@ -124,8 +98,6 @@ ...@@ -124,8 +98,6 @@
}, },
{ {
"BriefDescription": "Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly", "BriefDescription": "Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xFE", "EventCode": "0xFE",
"EventName": "IDI_MISC.WB_UPGRADE", "EventName": "IDI_MISC.WB_UPGRADE",
"PublicDescription": "Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly.", "PublicDescription": "Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly.",
...@@ -134,8 +106,6 @@ ...@@ -134,8 +106,6 @@
}, },
{ {
"BriefDescription": "MEMORY_DISAMBIGUATION.HISTORY_RESET", "BriefDescription": "MEMORY_DISAMBIGUATION.HISTORY_RESET",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x09", "EventCode": "0x09",
"EventName": "MEMORY_DISAMBIGUATION.HISTORY_RESET", "EventName": "MEMORY_DISAMBIGUATION.HISTORY_RESET",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
......
tools/perf/pmu-events/arch/x86/skylakex/pipeline.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "Cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.", "BriefDescription": "Cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x14", "EventCode": "0x14",
"EventName": "ARITH.DIVIDER_ACTIVE", "EventName": "ARITH.DIVIDER_ACTIVE",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "All (macro) branch instructions retired.", "BriefDescription": "All (macro) branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.ALL_BRANCHES", "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "All (macro) branch instructions retired.", "BriefDescription": "All (macro) branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.ALL_BRANCHES_PEBS", "EventName": "BR_INST_RETIRED.ALL_BRANCHES_PEBS",
...@@ -33,8 +27,6 @@ ...@@ -33,8 +27,6 @@
}, },
{ {
"BriefDescription": "Conditional branch instructions retired.", "BriefDescription": "Conditional branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.CONDITIONAL", "EventName": "BR_INST_RETIRED.CONDITIONAL",
...@@ -45,8 +37,6 @@ ...@@ -45,8 +37,6 @@
}, },
{ {
"BriefDescription": "Not taken branch instructions retired.", "BriefDescription": "Not taken branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xc4", "EventCode": "0xc4",
"EventName": "BR_INST_RETIRED.COND_NTAKEN", "EventName": "BR_INST_RETIRED.COND_NTAKEN",
...@@ -56,8 +46,6 @@ ...@@ -56,8 +46,6 @@
}, },
{ {
"BriefDescription": "Far branch instructions retired.", "BriefDescription": "Far branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.FAR_BRANCH", "EventName": "BR_INST_RETIRED.FAR_BRANCH",
...@@ -68,8 +56,6 @@ ...@@ -68,8 +56,6 @@
}, },
{ {
"BriefDescription": "Direct and indirect near call instructions retired.", "BriefDescription": "Direct and indirect near call instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.NEAR_CALL", "EventName": "BR_INST_RETIRED.NEAR_CALL",
...@@ -80,8 +66,6 @@ ...@@ -80,8 +66,6 @@
}, },
{ {
"BriefDescription": "Return instructions retired.", "BriefDescription": "Return instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.NEAR_RETURN", "EventName": "BR_INST_RETIRED.NEAR_RETURN",
...@@ -92,8 +76,6 @@ ...@@ -92,8 +76,6 @@
}, },
{ {
"BriefDescription": "Taken branch instructions retired.", "BriefDescription": "Taken branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.NEAR_TAKEN", "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
...@@ -104,8 +86,6 @@ ...@@ -104,8 +86,6 @@
}, },
{ {
"BriefDescription": "Not taken branch instructions retired.", "BriefDescription": "Not taken branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091", "Errata": "SKL091",
"EventCode": "0xC4", "EventCode": "0xC4",
"EventName": "BR_INST_RETIRED.NOT_TAKEN", "EventName": "BR_INST_RETIRED.NOT_TAKEN",
...@@ -115,8 +95,6 @@ ...@@ -115,8 +95,6 @@
}, },
{ {
"BriefDescription": "All mispredicted macro branch instructions retired.", "BriefDescription": "All mispredicted macro branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC5", "EventCode": "0xC5",
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES", "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
"PublicDescription": "Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path.", "PublicDescription": "Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path.",
...@@ -124,8 +102,6 @@ ...@@ -124,8 +102,6 @@
}, },
{ {
"BriefDescription": "Mispredicted macro branch instructions retired.", "BriefDescription": "Mispredicted macro branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"EventCode": "0xC5", "EventCode": "0xC5",
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES_PEBS", "EventName": "BR_MISP_RETIRED.ALL_BRANCHES_PEBS",
"PEBS": "2", "PEBS": "2",
...@@ -135,8 +111,6 @@ ...@@ -135,8 +111,6 @@
}, },
{ {
"BriefDescription": "Mispredicted conditional branch instructions retired.", "BriefDescription": "Mispredicted conditional branch instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC5", "EventCode": "0xC5",
"EventName": "BR_MISP_RETIRED.CONDITIONAL", "EventName": "BR_MISP_RETIRED.CONDITIONAL",
"PEBS": "1", "PEBS": "1",
...@@ -146,8 +120,6 @@ ...@@ -146,8 +120,6 @@
}, },
{ {
"BriefDescription": "Mispredicted direct and indirect near call instructions retired.", "BriefDescription": "Mispredicted direct and indirect near call instructions retired.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC5", "EventCode": "0xC5",
"EventName": "BR_MISP_RETIRED.NEAR_CALL", "EventName": "BR_MISP_RETIRED.NEAR_CALL",
"PEBS": "1", "PEBS": "1",
...@@ -157,8 +129,6 @@ ...@@ -157,8 +129,6 @@
}, },
{ {
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.", "BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC5", "EventCode": "0xC5",
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN", "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
"PEBS": "1", "PEBS": "1",
...@@ -167,8 +137,6 @@ ...@@ -167,8 +137,6 @@
}, },
{ {
"BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS", "BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC5", "EventCode": "0xC5",
"EventName": "BR_MISP_RETIRED.RET", "EventName": "BR_MISP_RETIRED.RET",
"PEBS": "1", "PEBS": "1",
...@@ -178,8 +146,6 @@ ...@@ -178,8 +146,6 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.", "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE", "EventName": "CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE",
"SampleAfterValue": "25003", "SampleAfterValue": "25003",
...@@ -187,8 +153,6 @@ ...@@ -187,8 +153,6 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles when the thread is unhalted.", "BriefDescription": "Core crystal clock cycles when the thread is unhalted.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK", "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK",
"SampleAfterValue": "25003", "SampleAfterValue": "25003",
...@@ -197,8 +161,6 @@ ...@@ -197,8 +161,6 @@
{ {
"AnyThread": "1", "AnyThread": "1",
"BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is unhalted.", "BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is unhalted.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY", "EventName": "CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY",
"SampleAfterValue": "25003", "SampleAfterValue": "25003",
...@@ -206,8 +168,6 @@ ...@@ -206,8 +168,6 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.", "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE", "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
"SampleAfterValue": "25003", "SampleAfterValue": "25003",
...@@ -215,8 +175,6 @@ ...@@ -215,8 +175,6 @@
}, },
{ {
"BriefDescription": "Reference cycles when the core is not in halt state.", "BriefDescription": "Reference cycles when the core is not in halt state.",
"Counter": "Fixed counter 2",
"CounterHTOff": "Fixed counter 2",
"EventName": "CPU_CLK_UNHALTED.REF_TSC", "EventName": "CPU_CLK_UNHALTED.REF_TSC",
"PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.", "PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. This event has a constant ratio with the CPU_CLK_UNHALTED.REF_XCLK event. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -224,8 +182,6 @@ ...@@ -224,8 +182,6 @@
}, },
{ {
"BriefDescription": "Core crystal clock cycles when the thread is unhalted.", "BriefDescription": "Core crystal clock cycles when the thread is unhalted.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.REF_XCLK", "EventName": "CPU_CLK_UNHALTED.REF_XCLK",
"SampleAfterValue": "25003", "SampleAfterValue": "25003",
...@@ -234,8 +190,6 @@ ...@@ -234,8 +190,6 @@
{ {
"AnyThread": "1", "AnyThread": "1",
"BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is unhalted.", "BriefDescription": "Core crystal clock cycles when at least one thread on the physical core is unhalted.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.REF_XCLK_ANY", "EventName": "CPU_CLK_UNHALTED.REF_XCLK_ANY",
"SampleAfterValue": "25003", "SampleAfterValue": "25003",
...@@ -243,8 +197,6 @@ ...@@ -243,8 +197,6 @@
}, },
{ {
"BriefDescription": "Counts when there is a transition from ring 1, 2 or 3 to ring 0.", "BriefDescription": "Counts when there is a transition from ring 1, 2 or 3 to ring 0.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x3C", "EventCode": "0x3C",
...@@ -254,8 +206,6 @@ ...@@ -254,8 +206,6 @@
}, },
{ {
"BriefDescription": "Core cycles when the thread is not in halt state", "BriefDescription": "Core cycles when the thread is not in halt state",
"Counter": "Fixed counter 1",
"CounterHTOff": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.THREAD", "EventName": "CPU_CLK_UNHALTED.THREAD",
"PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events.", "PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -264,16 +214,12 @@ ...@@ -264,16 +214,12 @@
{ {
"AnyThread": "1", "AnyThread": "1",
"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.", "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.",
"Counter": "Fixed counter 1",
"CounterHTOff": "Fixed counter 1",
"EventName": "CPU_CLK_UNHALTED.THREAD_ANY", "EventName": "CPU_CLK_UNHALTED.THREAD_ANY",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
"UMask": "0x2" "UMask": "0x2"
}, },
{ {
"BriefDescription": "Thread cycles when thread is not in halt state", "BriefDescription": "Thread cycles when thread is not in halt state",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.THREAD_P", "EventName": "CPU_CLK_UNHALTED.THREAD_P",
"PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.", "PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.",
...@@ -282,16 +228,12 @@ ...@@ -282,16 +228,12 @@
{ {
"AnyThread": "1", "AnyThread": "1",
"BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.", "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x3C", "EventCode": "0x3C",
"EventName": "CPU_CLK_UNHALTED.THREAD_P_ANY", "EventName": "CPU_CLK_UNHALTED.THREAD_P_ANY",
"SampleAfterValue": "2000003" "SampleAfterValue": "2000003"
}, },
{ {
"BriefDescription": "Cycles while L1 cache miss demand load is outstanding.", "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "8", "CounterMask": "8",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS", "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
...@@ -300,8 +242,6 @@ ...@@ -300,8 +242,6 @@
}, },
{ {
"BriefDescription": "Cycles while L2 cache miss demand load is outstanding.", "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS", "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
...@@ -310,8 +250,6 @@ ...@@ -310,8 +250,6 @@
}, },
{ {
"BriefDescription": "Cycles while memory subsystem has an outstanding load.", "BriefDescription": "Cycles while memory subsystem has an outstanding load.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "16", "CounterMask": "16",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY", "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
...@@ -320,8 +258,6 @@ ...@@ -320,8 +258,6 @@
}, },
{ {
"BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.", "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "12", "CounterMask": "12",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS", "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
...@@ -330,8 +266,6 @@ ...@@ -330,8 +266,6 @@
}, },
{ {
"BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.", "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "5", "CounterMask": "5",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS", "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
...@@ -340,8 +274,6 @@ ...@@ -340,8 +274,6 @@
}, },
{ {
"BriefDescription": "Execution stalls while memory subsystem has an outstanding load.", "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3",
"CounterMask": "20", "CounterMask": "20",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY", "EventName": "CYCLE_ACTIVITY.STALLS_MEM_ANY",
...@@ -350,8 +282,6 @@ ...@@ -350,8 +282,6 @@
}, },
{ {
"BriefDescription": "Total execution stalls.", "BriefDescription": "Total execution stalls.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xA3", "EventCode": "0xA3",
"EventName": "CYCLE_ACTIVITY.STALLS_TOTAL", "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
...@@ -360,8 +290,6 @@ ...@@ -360,8 +290,6 @@
}, },
{ {
"BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.1_PORTS_UTIL", "EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
"PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.",
...@@ -370,8 +298,6 @@ ...@@ -370,8 +298,6 @@
}, },
{ {
"BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.2_PORTS_UTIL", "EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
"PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.",
...@@ -380,8 +306,6 @@ ...@@ -380,8 +306,6 @@
}, },
{ {
"BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.3_PORTS_UTIL", "EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
"PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.",
...@@ -390,8 +314,6 @@ ...@@ -390,8 +314,6 @@
}, },
{ {
"BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.", "BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.4_PORTS_UTIL", "EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
"PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.",
...@@ -400,8 +322,6 @@ ...@@ -400,8 +322,6 @@
}, },
{ {
"BriefDescription": "Cycles where the Store Buffer was full and no outstanding load.", "BriefDescription": "Cycles where the Store Buffer was full and no outstanding load.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.BOUND_ON_STORES", "EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -409,8 +329,6 @@ ...@@ -409,8 +329,6 @@
}, },
{ {
"BriefDescription": "Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load.", "BriefDescription": "Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS", "EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
"PublicDescription": "Counts cycles during which no uops were executed on all ports and Reservation Station (RS) was not empty.", "PublicDescription": "Counts cycles during which no uops were executed on all ports and Reservation Station (RS) was not empty.",
...@@ -419,8 +337,6 @@ ...@@ -419,8 +337,6 @@
}, },
{ {
"BriefDescription": "Stalls caused by changing prefix length of the instruction.", "BriefDescription": "Stalls caused by changing prefix length of the instruction.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x87", "EventCode": "0x87",
"EventName": "ILD_STALL.LCP", "EventName": "ILD_STALL.LCP",
"PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk.", "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk.",
...@@ -429,8 +345,6 @@ ...@@ -429,8 +345,6 @@
}, },
{ {
"BriefDescription": "Instruction decoders utilized in a cycle", "BriefDescription": "Instruction decoders utilized in a cycle",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x55", "EventCode": "0x55",
"EventName": "INST_DECODED.DECODERS", "EventName": "INST_DECODED.DECODERS",
"PublicDescription": "Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.", "PublicDescription": "Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.",
...@@ -439,8 +353,6 @@ ...@@ -439,8 +353,6 @@
}, },
{ {
"BriefDescription": "Instructions retired from execution.", "BriefDescription": "Instructions retired from execution.",
"Counter": "Fixed counter 0",
"CounterHTOff": "Fixed counter 0",
"EventName": "INST_RETIRED.ANY", "EventName": "INST_RETIRED.ANY",
"PublicDescription": "Counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions.", "PublicDescription": "Counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, Counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. INST_RETIRED.ANY_P is counted by a programmable counter and it is an architectural performance event. Counting: Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions.",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -448,8 +360,6 @@ ...@@ -448,8 +360,6 @@
}, },
{ {
"BriefDescription": "Number of instructions retired. General Counter - architectural event", "BriefDescription": "Number of instructions retired. General Counter - architectural event",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091, SKL044", "Errata": "SKL091, SKL044",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "INST_RETIRED.ANY_P", "EventName": "INST_RETIRED.ANY_P",
...@@ -458,8 +368,6 @@ ...@@ -458,8 +368,6 @@
}, },
{ {
"BriefDescription": "Number of all retired NOP instructions.", "BriefDescription": "Number of all retired NOP instructions.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"Errata": "SKL091, SKL044", "Errata": "SKL091, SKL044",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "INST_RETIRED.NOP", "EventName": "INST_RETIRED.NOP",
...@@ -469,8 +377,6 @@ ...@@ -469,8 +377,6 @@
}, },
{ {
"BriefDescription": "Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution", "BriefDescription": "Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution",
"Counter": "1",
"CounterHTOff": "1",
"Errata": "SKL091, SKL044", "Errata": "SKL091, SKL044",
"EventCode": "0xC0", "EventCode": "0xC0",
"EventName": "INST_RETIRED.PREC_DIST", "EventName": "INST_RETIRED.PREC_DIST",
...@@ -481,8 +387,6 @@ ...@@ -481,8 +387,6 @@
}, },
{ {
"BriefDescription": "Number of cycles using always true condition applied to PEBS instructions retired event.", "BriefDescription": "Number of cycles using always true condition applied to PEBS instructions retired event.",
"Counter": "0,2,3",
"CounterHTOff": "0,2,3",
"CounterMask": "10", "CounterMask": "10",
"Errata": "SKL091, SKL044", "Errata": "SKL091, SKL044",
"EventCode": "0xC0", "EventCode": "0xC0",
...@@ -495,8 +399,6 @@ ...@@ -495,8 +399,6 @@
}, },
{ {
"BriefDescription": "Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events.", "BriefDescription": "Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x0D", "EventCode": "0x0D",
"EventName": "INT_MISC.CLEAR_RESTEER_CYCLES", "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -504,8 +406,6 @@ ...@@ -504,8 +406,6 @@
}, },
{ {
"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread (e.g. misprediction or memory nuke)", "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread (e.g. misprediction or memory nuke)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x0D", "EventCode": "0x0D",
"EventName": "INT_MISC.RECOVERY_CYCLES", "EventName": "INT_MISC.RECOVERY_CYCLES",
"PublicDescription": "Core cycles the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.", "PublicDescription": "Core cycles the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.",
...@@ -515,8 +415,6 @@ ...@@ -515,8 +415,6 @@
{ {
"AnyThread": "1", "AnyThread": "1",
"BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke).", "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x0D", "EventCode": "0x0D",
"EventName": "INT_MISC.RECOVERY_CYCLES_ANY", "EventName": "INT_MISC.RECOVERY_CYCLES_ANY",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -524,8 +422,6 @@ ...@@ -524,8 +422,6 @@
}, },
{ {
"BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use", "BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.NO_SR", "EventName": "LD_BLOCKS.NO_SR",
"PublicDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.", "PublicDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
...@@ -534,8 +430,6 @@ ...@@ -534,8 +430,6 @@
}, },
{ {
"BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.", "BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x03", "EventCode": "0x03",
"EventName": "LD_BLOCKS.STORE_FORWARD", "EventName": "LD_BLOCKS.STORE_FORWARD",
"PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.", "PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.",
...@@ -544,8 +438,6 @@ ...@@ -544,8 +438,6 @@
}, },
{ {
"BriefDescription": "False dependencies in MOB due to partial compare on address.", "BriefDescription": "False dependencies in MOB due to partial compare on address.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x07", "EventCode": "0x07",
"EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS", "EventName": "LD_BLOCKS_PARTIAL.ADDRESS_ALIAS",
"PublicDescription": "Counts false dependencies in MOB when the partial comparison upon loose net check and dependency was resolved by the Enhanced Loose net mechanism. This may not result in high performance penalties. Loose net checks can fail when loads and stores are 4k aliased.", "PublicDescription": "Counts false dependencies in MOB when the partial comparison upon loose net check and dependency was resolved by the Enhanced Loose net mechanism. This may not result in high performance penalties. Loose net checks can fail when loads and stores are 4k aliased.",
...@@ -554,8 +446,6 @@ ...@@ -554,8 +446,6 @@
}, },
{ {
"BriefDescription": "Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.", "BriefDescription": "Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x4C", "EventCode": "0x4C",
"EventName": "LOAD_HIT_PRE.SW_PF", "EventName": "LOAD_HIT_PRE.SW_PF",
"PublicDescription": "Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.", "PublicDescription": "Counts all not software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.",
...@@ -564,8 +454,6 @@ ...@@ -564,8 +454,6 @@
}, },
{ {
"BriefDescription": "Cycles 4 Uops delivered by the LSD, but didn't come from the decoder.", "BriefDescription": "Cycles 4 Uops delivered by the LSD, but didn't come from the decoder.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xA8", "EventCode": "0xA8",
"EventName": "LSD.CYCLES_4_UOPS", "EventName": "LSD.CYCLES_4_UOPS",
...@@ -575,8 +463,6 @@ ...@@ -575,8 +463,6 @@
}, },
{ {
"BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.", "BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xA8", "EventCode": "0xA8",
"EventName": "LSD.CYCLES_ACTIVE", "EventName": "LSD.CYCLES_ACTIVE",
...@@ -586,8 +472,6 @@ ...@@ -586,8 +472,6 @@
}, },
{ {
"BriefDescription": "Number of Uops delivered by the LSD.", "BriefDescription": "Number of Uops delivered by the LSD.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA8", "EventCode": "0xA8",
"EventName": "LSD.UOPS", "EventName": "LSD.UOPS",
"PublicDescription": "Number of uops delivered to the back-end by the LSD(Loop Stream Detector).", "PublicDescription": "Number of uops delivered to the back-end by the LSD(Loop Stream Detector).",
...@@ -596,8 +480,6 @@ ...@@ -596,8 +480,6 @@
}, },
{ {
"BriefDescription": "Number of machine clears (nukes) of any type.", "BriefDescription": "Number of machine clears (nukes) of any type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0xC3", "EventCode": "0xC3",
...@@ -607,8 +489,6 @@ ...@@ -607,8 +489,6 @@
}, },
{ {
"BriefDescription": "Self-modifying code (SMC) detected.", "BriefDescription": "Self-modifying code (SMC) detected.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC3", "EventCode": "0xC3",
"EventName": "MACHINE_CLEARS.SMC", "EventName": "MACHINE_CLEARS.SMC",
"PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.", "PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.",
...@@ -617,8 +497,6 @@ ...@@ -617,8 +497,6 @@
}, },
{ {
"BriefDescription": "Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists.", "BriefDescription": "Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC1", "EventCode": "0xC1",
"EventName": "OTHER_ASSISTS.ANY", "EventName": "OTHER_ASSISTS.ANY",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
...@@ -626,8 +504,6 @@ ...@@ -626,8 +504,6 @@
}, },
{ {
"BriefDescription": "Cycles where the pipeline is stalled due to serializing operations.", "BriefDescription": "Cycles where the pipeline is stalled due to serializing operations.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x59", "EventCode": "0x59",
"EventName": "PARTIAL_RAT_STALLS.SCOREBOARD", "EventName": "PARTIAL_RAT_STALLS.SCOREBOARD",
"PublicDescription": "This event counts cycles during which the microcode scoreboard stalls happen.", "PublicDescription": "This event counts cycles during which the microcode scoreboard stalls happen.",
...@@ -636,8 +512,6 @@ ...@@ -636,8 +512,6 @@
}, },
{ {
"BriefDescription": "Resource-related stall cycles", "BriefDescription": "Resource-related stall cycles",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xa2", "EventCode": "0xa2",
"EventName": "RESOURCE_STALLS.ANY", "EventName": "RESOURCE_STALLS.ANY",
"PublicDescription": "Counts resource-related stall cycles.", "PublicDescription": "Counts resource-related stall cycles.",
...@@ -646,8 +520,6 @@ ...@@ -646,8 +520,6 @@
}, },
{ {
"BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).", "BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA2", "EventCode": "0xA2",
"EventName": "RESOURCE_STALLS.SB", "EventName": "RESOURCE_STALLS.SB",
"PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.", "PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.",
...@@ -656,8 +528,6 @@ ...@@ -656,8 +528,6 @@
}, },
{ {
"BriefDescription": "Increments whenever there is an update to the LBR array.", "BriefDescription": "Increments whenever there is an update to the LBR array.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xCC", "EventCode": "0xCC",
"EventName": "ROB_MISC_EVENTS.LBR_INSERTS", "EventName": "ROB_MISC_EVENTS.LBR_INSERTS",
"PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT.", "PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT.",
...@@ -666,8 +536,6 @@ ...@@ -666,8 +536,6 @@
}, },
{ {
"BriefDescription": "Number of retired PAUSE instructions (that do not end up with a VMExit to the VMM; TSX aborted Instructions may be counted). This event is not supported on first SKL and KBL products.", "BriefDescription": "Number of retired PAUSE instructions (that do not end up with a VMExit to the VMM; TSX aborted Instructions may be counted). This event is not supported on first SKL and KBL products.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xCC", "EventCode": "0xCC",
"EventName": "ROB_MISC_EVENTS.PAUSE_INST", "EventName": "ROB_MISC_EVENTS.PAUSE_INST",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -675,8 +543,6 @@ ...@@ -675,8 +543,6 @@
}, },
{ {
"BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread", "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x5E", "EventCode": "0x5E",
"EventName": "RS_EVENTS.EMPTY_CYCLES", "EventName": "RS_EVENTS.EMPTY_CYCLES",
"PublicDescription": "Counts cycles during which the reservation station (RS) is empty for the thread.; Note: In ST-mode, not active thread should drive 0. This is usually caused by severely costly branch mispredictions, or allocator/FE issues.", "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for the thread.; Note: In ST-mode, not active thread should drive 0. This is usually caused by severely costly branch mispredictions, or allocator/FE issues.",
...@@ -685,8 +551,6 @@ ...@@ -685,8 +551,6 @@
}, },
{ {
"BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues.", "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EdgeDetect": "1", "EdgeDetect": "1",
"EventCode": "0x5E", "EventCode": "0x5E",
...@@ -698,8 +562,6 @@ ...@@ -698,8 +562,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 0", "BriefDescription": "Cycles per thread when uops are executed in port 0",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_0", "EventName": "UOPS_DISPATCHED_PORT.PORT_0",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 0.",
...@@ -708,8 +570,6 @@ ...@@ -708,8 +570,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 1", "BriefDescription": "Cycles per thread when uops are executed in port 1",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_1", "EventName": "UOPS_DISPATCHED_PORT.PORT_1",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 1.",
...@@ -718,8 +578,6 @@ ...@@ -718,8 +578,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 2", "BriefDescription": "Cycles per thread when uops are executed in port 2",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_2", "EventName": "UOPS_DISPATCHED_PORT.PORT_2",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 2.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 2.",
...@@ -728,8 +586,6 @@ ...@@ -728,8 +586,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 3", "BriefDescription": "Cycles per thread when uops are executed in port 3",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_3", "EventName": "UOPS_DISPATCHED_PORT.PORT_3",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 3.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 3.",
...@@ -738,8 +594,6 @@ ...@@ -738,8 +594,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 4", "BriefDescription": "Cycles per thread when uops are executed in port 4",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_4", "EventName": "UOPS_DISPATCHED_PORT.PORT_4",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 4.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 4.",
...@@ -748,8 +602,6 @@ ...@@ -748,8 +602,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 5", "BriefDescription": "Cycles per thread when uops are executed in port 5",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_5", "EventName": "UOPS_DISPATCHED_PORT.PORT_5",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 5.",
...@@ -758,8 +610,6 @@ ...@@ -758,8 +610,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 6", "BriefDescription": "Cycles per thread when uops are executed in port 6",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_6", "EventName": "UOPS_DISPATCHED_PORT.PORT_6",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 6.",
...@@ -768,8 +618,6 @@ ...@@ -768,8 +618,6 @@
}, },
{ {
"BriefDescription": "Cycles per thread when uops are executed in port 7", "BriefDescription": "Cycles per thread when uops are executed in port 7",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xA1", "EventCode": "0xA1",
"EventName": "UOPS_DISPATCHED_PORT.PORT_7", "EventName": "UOPS_DISPATCHED_PORT.PORT_7",
"PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 7.", "PublicDescription": "Counts, on the per-thread basis, cycles during which at least one uop is dispatched from the Reservation Station (RS) to port 7.",
...@@ -778,8 +626,6 @@ ...@@ -778,8 +626,6 @@
}, },
{ {
"BriefDescription": "Number of uops executed on the core.", "BriefDescription": "Number of uops executed on the core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE", "EventName": "UOPS_EXECUTED.CORE",
"PublicDescription": "Number of uops executed from any thread.", "PublicDescription": "Number of uops executed from any thread.",
...@@ -788,8 +634,6 @@ ...@@ -788,8 +634,6 @@
}, },
{ {
"BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1",
...@@ -798,8 +642,6 @@ ...@@ -798,8 +642,6 @@
}, },
{ {
"BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
...@@ -808,8 +650,6 @@ ...@@ -808,8 +650,6 @@
}, },
{ {
"BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "3", "CounterMask": "3",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
...@@ -818,8 +658,6 @@ ...@@ -818,8 +658,6 @@
}, },
{ {
"BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.", "BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4", "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
...@@ -828,8 +666,6 @@ ...@@ -828,8 +666,6 @@
}, },
{ {
"BriefDescription": "Cycles with no micro-ops executed from any thread on physical core.", "BriefDescription": "Cycles with no micro-ops executed from any thread on physical core.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CORE_CYCLES_NONE", "EventName": "UOPS_EXECUTED.CORE_CYCLES_NONE",
...@@ -839,8 +675,6 @@ ...@@ -839,8 +675,6 @@
}, },
{ {
"BriefDescription": "Cycles where at least 1 uop was executed per-thread", "BriefDescription": "Cycles where at least 1 uop was executed per-thread",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC", "EventName": "UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC",
...@@ -850,8 +684,6 @@ ...@@ -850,8 +684,6 @@
}, },
{ {
"BriefDescription": "Cycles where at least 2 uops were executed per-thread", "BriefDescription": "Cycles where at least 2 uops were executed per-thread",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "2", "CounterMask": "2",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC", "EventName": "UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC",
...@@ -861,8 +693,6 @@ ...@@ -861,8 +693,6 @@
}, },
{ {
"BriefDescription": "Cycles where at least 3 uops were executed per-thread", "BriefDescription": "Cycles where at least 3 uops were executed per-thread",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "3", "CounterMask": "3",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC", "EventName": "UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC",
...@@ -872,8 +702,6 @@ ...@@ -872,8 +702,6 @@
}, },
{ {
"BriefDescription": "Cycles where at least 4 uops were executed per-thread", "BriefDescription": "Cycles where at least 4 uops were executed per-thread",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "4", "CounterMask": "4",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC", "EventName": "UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC",
...@@ -883,8 +711,6 @@ ...@@ -883,8 +711,6 @@
}, },
{ {
"BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.", "BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.STALL_CYCLES", "EventName": "UOPS_EXECUTED.STALL_CYCLES",
...@@ -895,8 +721,6 @@ ...@@ -895,8 +721,6 @@
}, },
{ {
"BriefDescription": "Counts the number of uops to be executed per-thread each cycle.", "BriefDescription": "Counts the number of uops to be executed per-thread each cycle.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.THREAD", "EventName": "UOPS_EXECUTED.THREAD",
"PublicDescription": "Number of uops to be executed per-thread each cycle.", "PublicDescription": "Number of uops to be executed per-thread each cycle.",
...@@ -905,8 +729,6 @@ ...@@ -905,8 +729,6 @@
}, },
{ {
"BriefDescription": "Counts the number of x87 uops dispatched.", "BriefDescription": "Counts the number of x87 uops dispatched.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xB1", "EventCode": "0xB1",
"EventName": "UOPS_EXECUTED.X87", "EventName": "UOPS_EXECUTED.X87",
"PublicDescription": "Counts the number of x87 uops executed.", "PublicDescription": "Counts the number of x87 uops executed.",
...@@ -915,8 +737,6 @@ ...@@ -915,8 +737,6 @@
}, },
{ {
"BriefDescription": "Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)", "BriefDescription": "Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x0E", "EventCode": "0x0E",
"EventName": "UOPS_ISSUED.ANY", "EventName": "UOPS_ISSUED.ANY",
"PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).", "PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).",
...@@ -925,8 +745,6 @@ ...@@ -925,8 +745,6 @@
}, },
{ {
"BriefDescription": "Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not.", "BriefDescription": "Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x0E", "EventCode": "0x0E",
"EventName": "UOPS_ISSUED.SLOW_LEA", "EventName": "UOPS_ISSUED.SLOW_LEA",
"SampleAfterValue": "2000003", "SampleAfterValue": "2000003",
...@@ -934,8 +752,6 @@ ...@@ -934,8 +752,6 @@
}, },
{ {
"BriefDescription": "Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread", "BriefDescription": "Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x0E", "EventCode": "0x0E",
"EventName": "UOPS_ISSUED.STALL_CYCLES", "EventName": "UOPS_ISSUED.STALL_CYCLES",
...@@ -946,8 +762,6 @@ ...@@ -946,8 +762,6 @@
}, },
{ {
"BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.", "BriefDescription": "Uops inserted at issue-stage in order to preserve upper bits of vector registers.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x0E", "EventCode": "0x0E",
"EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH", "EventName": "UOPS_ISSUED.VECTOR_WIDTH_MISMATCH",
"PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to Mixing Intel AVX and Intel SSE Code section of the Optimization Guide.", "PublicDescription": "Counts the number of Blend Uops issued by the Resource Allocation Table (RAT) to the reservation station (RS) in order to preserve upper bits of vector registers. Starting with the Skylake microarchitecture, these Blend uops are needed since every Intel SSE instruction executed in Dirty Upper State needs to preserve bits 128-255 of the destination register. For more information, refer to Mixing Intel AVX and Intel SSE Code section of the Optimization Guide.",
...@@ -956,8 +770,6 @@ ...@@ -956,8 +770,6 @@
}, },
{ {
"BriefDescription": "Number of macro-fused uops retired. (non precise)", "BriefDescription": "Number of macro-fused uops retired. (non precise)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xc2", "EventCode": "0xc2",
"EventName": "UOPS_RETIRED.MACRO_FUSED", "EventName": "UOPS_RETIRED.MACRO_FUSED",
"PublicDescription": "Counts the number of macro-fused uops retired. (non precise)", "PublicDescription": "Counts the number of macro-fused uops retired. (non precise)",
...@@ -966,8 +778,6 @@ ...@@ -966,8 +778,6 @@
}, },
{ {
"BriefDescription": "Retirement slots used.", "BriefDescription": "Retirement slots used.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UOPS_RETIRED.RETIRE_SLOTS", "EventName": "UOPS_RETIRED.RETIRE_SLOTS",
"PublicDescription": "Counts the retirement slots used.", "PublicDescription": "Counts the retirement slots used.",
...@@ -976,8 +786,6 @@ ...@@ -976,8 +786,6 @@
}, },
{ {
"BriefDescription": "Cycles without actually retired uops.", "BriefDescription": "Cycles without actually retired uops.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UOPS_RETIRED.STALL_CYCLES", "EventName": "UOPS_RETIRED.STALL_CYCLES",
...@@ -988,8 +796,6 @@ ...@@ -988,8 +796,6 @@
}, },
{ {
"BriefDescription": "Cycles with less than 10 actually retired uops.", "BriefDescription": "Cycles with less than 10 actually retired uops.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "16", "CounterMask": "16",
"EventCode": "0xC2", "EventCode": "0xC2",
"EventName": "UOPS_RETIRED.TOTAL_CYCLES", "EventName": "UOPS_RETIRED.TOTAL_CYCLES",
......
tools/perf/pmu-events/arch/x86/skylakex/skx-metrics.json
View file @ ecabdc6a
This source diff could not be displayed because it is too large. You can view the blob instead.
tools/perf/pmu-events/arch/x86/skylakex/uncore-memory.json
View file @ ecabdc6a
This source diff could not be displayed because it is too large. You can view the blob instead.
tools/perf/pmu-events/arch/x86/skylakex/uncore-other.json
View file @ ecabdc6a
This source diff could not be displayed because it is too large. You can view the blob instead.
tools/perf/pmu-events/arch/x86/skylakex/uncore-power.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "pclk Cycles", "BriefDescription": "pclk Cycles",
"Counter": "0,1,2,3",
"EventName": "UNC_P_CLOCKTICKS", "EventName": "UNC_P_CLOCKTICKS",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "The PCU runs off a fixed 1 GHz clock. This event counts the number of pclk cycles measured while the counter was enabled. The pclk, like the Memory Controller's dclk, counts at a constant rate making it a good measure of actual wall time.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "UNC_P_CORE_TRANSITION_CYCLES", "BriefDescription": "UNC_P_CORE_TRANSITION_CYCLES",
"Counter": "0,1,2,3",
"EventCode": "0x60", "EventCode": "0x60",
"EventName": "UNC_P_CORE_TRANSITION_CYCLES", "EventName": "UNC_P_CORE_TRANSITION_CYCLES",
"PerPkg": "1", "PerPkg": "1",
...@@ -16,7 +15,6 @@ ...@@ -16,7 +15,6 @@
}, },
{ {
"BriefDescription": "UNC_P_DEMOTIONS", "BriefDescription": "UNC_P_DEMOTIONS",
"Counter": "0,1,2,3",
"EventCode": "0x30", "EventCode": "0x30",
"EventName": "UNC_P_DEMOTIONS", "EventName": "UNC_P_DEMOTIONS",
"PerPkg": "1", "PerPkg": "1",
...@@ -24,71 +22,70 @@ ...@@ -24,71 +22,70 @@
}, },
{ {
"BriefDescription": "Phase Shed 0 Cycles", "BriefDescription": "Phase Shed 0 Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x75", "EventCode": "0x75",
"EventName": "UNC_P_FIVR_PS_PS0_CYCLES", "EventName": "UNC_P_FIVR_PS_PS0_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Cycles spent in phase-shedding power state 0",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Phase Shed 1 Cycles", "BriefDescription": "Phase Shed 1 Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x76", "EventCode": "0x76",
"EventName": "UNC_P_FIVR_PS_PS1_CYCLES", "EventName": "UNC_P_FIVR_PS_PS1_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Cycles spent in phase-shedding power state 1",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Phase Shed 2 Cycles", "BriefDescription": "Phase Shed 2 Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x77", "EventCode": "0x77",
"EventName": "UNC_P_FIVR_PS_PS2_CYCLES", "EventName": "UNC_P_FIVR_PS_PS2_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Cycles spent in phase-shedding power state 2",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Phase Shed 3 Cycles", "BriefDescription": "Phase Shed 3 Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x78", "EventCode": "0x78",
"EventName": "UNC_P_FIVR_PS_PS3_CYCLES", "EventName": "UNC_P_FIVR_PS_PS3_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Cycles spent in phase-shedding power state 3",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Thermal Strongest Upper Limit Cycles", "BriefDescription": "Thermal Strongest Upper Limit Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x4", "EventCode": "0x4",
"EventName": "UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES", "EventName": "UNC_P_FREQ_MAX_LIMIT_THERMAL_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when thermal conditions are the upper limit on frequency. This is related to the THERMAL_THROTTLE CYCLES_ABOVE_TEMP event, which always counts cycles when we are above the thermal temperature. This event (STRONGEST_UPPER_LIMIT) is sampled at the output of the algorithm that determines the actual frequency, while THERMAL_THROTTLE looks at the input.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Power Strongest Upper Limit Cycles", "BriefDescription": "Power Strongest Upper Limit Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x5", "EventCode": "0x5",
"EventName": "UNC_P_FREQ_MAX_POWER_CYCLES", "EventName": "UNC_P_FREQ_MAX_POWER_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when power is the upper limit on frequency.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "IO P Limit Strongest Lower Limit Cycles", "BriefDescription": "IO P Limit Strongest Lower Limit Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x73", "EventCode": "0x73",
"EventName": "UNC_P_FREQ_MIN_IO_P_CYCLES", "EventName": "UNC_P_FREQ_MIN_IO_P_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower. This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW. This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Cycles spent changing Frequency", "BriefDescription": "Cycles spent changing Frequency",
"Counter": "0,1,2,3",
"EventCode": "0x74", "EventCode": "0x74",
"EventName": "UNC_P_FREQ_TRANS_CYCLES", "EventName": "UNC_P_FREQ_TRANS_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when the system is changing frequency. This can not be filtered by thread ID. One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "UNC_P_MCP_PROCHOT_CYCLES", "BriefDescription": "UNC_P_MCP_PROCHOT_CYCLES",
"Counter": "0,1,2,3",
"EventCode": "0x6", "EventCode": "0x6",
"EventName": "UNC_P_MCP_PROCHOT_CYCLES", "EventName": "UNC_P_MCP_PROCHOT_CYCLES",
"PerPkg": "1", "PerPkg": "1",
...@@ -96,47 +93,46 @@ ...@@ -96,47 +93,46 @@
}, },
{ {
"BriefDescription": "Memory Phase Shedding Cycles", "BriefDescription": "Memory Phase Shedding Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x2F", "EventCode": "0x2F",
"EventName": "UNC_P_MEMORY_PHASE_SHEDDING_CYCLES", "EventName": "UNC_P_MEMORY_PHASE_SHEDDING_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles that the PCU has triggered memory phase shedding. This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C0", "BriefDescription": "Package C State Residency - C0",
"Counter": "0,1,2,3",
"EventCode": "0x2A", "EventCode": "0x2A",
"EventName": "UNC_P_PKG_RESIDENCY_C0_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C0_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when the package was in C0. This event can be used in conjunction with edge detect to count C0 entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C2E", "BriefDescription": "Package C State Residency - C2E",
"Counter": "0,1,2,3",
"EventCode": "0x2B", "EventCode": "0x2B",
"EventName": "UNC_P_PKG_RESIDENCY_C2E_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C2E_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when the package was in C2E. This event can be used in conjunction with edge detect to count C2E entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C3", "BriefDescription": "Package C State Residency - C3",
"Counter": "0,1,2,3",
"EventCode": "0x2C", "EventCode": "0x2C",
"EventName": "UNC_P_PKG_RESIDENCY_C3_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C3_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when the package was in C3. This event can be used in conjunction with edge detect to count C3 entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Package C State Residency - C6", "BriefDescription": "Package C State Residency - C6",
"Counter": "0,1,2,3",
"EventCode": "0x2D", "EventCode": "0x2D",
"EventName": "UNC_P_PKG_RESIDENCY_C6_CYCLES", "EventName": "UNC_P_PKG_RESIDENCY_C6_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles when the package was in C6. This event can be used in conjunction with edge detect to count C6 entrances (or exits using invert). Residency events do not include transition times.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "UNC_P_PMAX_THROTTLED_CYCLES", "BriefDescription": "UNC_P_PMAX_THROTTLED_CYCLES",
"Counter": "0,1,2,3",
"EventCode": "0x7", "EventCode": "0x7",
"EventName": "UNC_P_PMAX_THROTTLED_CYCLES", "EventName": "UNC_P_PMAX_THROTTLED_CYCLES",
"PerPkg": "1", "PerPkg": "1",
...@@ -144,55 +140,54 @@ ...@@ -144,55 +140,54 @@
}, },
{ {
"BriefDescription": "Number of cores in C-State; C0 and C1", "BriefDescription": "Number of cores in C-State; C0 and C1",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C0", "EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C0",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Number of cores in C-State; C3", "BriefDescription": "Number of cores in C-State; C3",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C3", "EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C3",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Number of cores in C-State; C6 and C7", "BriefDescription": "Number of cores in C-State; C6 and C7",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C6", "EventName": "UNC_P_POWER_STATE_OCCUPANCY.CORES_C6",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "External Prochot", "BriefDescription": "External Prochot",
"Counter": "0,1,2,3",
"EventCode": "0xA", "EventCode": "0xA",
"EventName": "UNC_P_PROCHOT_EXTERNAL_CYCLES", "EventName": "UNC_P_PROCHOT_EXTERNAL_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles that we are in external PROCHOT mode. This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Internal Prochot", "BriefDescription": "Internal Prochot",
"Counter": "0,1,2,3",
"EventCode": "0x9", "EventCode": "0x9",
"EventName": "UNC_P_PROCHOT_INTERNAL_CYCLES", "EventName": "UNC_P_PROCHOT_INTERNAL_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Counts the number of cycles that we are in Internal PROCHOT mode. This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "Total Core C State Transition Cycles", "BriefDescription": "Total Core C State Transition Cycles",
"Counter": "0,1,2,3",
"EventCode": "0x72", "EventCode": "0x72",
"EventName": "UNC_P_TOTAL_TRANSITION_CYCLES", "EventName": "UNC_P_TOTAL_TRANSITION_CYCLES",
"PerPkg": "1", "PerPkg": "1",
"PublicDescription": "Number of cycles spent performing core C state transitions across all cores.",
"Unit": "PCU" "Unit": "PCU"
}, },
{ {
"BriefDescription": "VR Hot", "BriefDescription": "VR Hot",
"Counter": "0,1,2,3",
"EventCode": "0x42", "EventCode": "0x42",
"EventName": "UNC_P_VR_HOT_CYCLES", "EventName": "UNC_P_VR_HOT_CYCLES",
"PerPkg": "1", "PerPkg": "1",
......
tools/perf/pmu-events/arch/x86/skylakex/virtual-memory.json
View file @ ecabdc6a
[ [
{ {
"BriefDescription": "Load misses in all DTLB levels that cause page walks", "BriefDescription": "Load misses in all DTLB levels that cause page walks",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK", "EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
"PublicDescription": "Counts demand data loads that caused a page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels, but the walk need not have completed.", "PublicDescription": "Counts demand data loads that caused a page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels, but the walk need not have completed.",
...@@ -11,8 +9,6 @@ ...@@ -11,8 +9,6 @@
}, },
{ {
"BriefDescription": "Loads that miss the DTLB and hit the STLB.", "BriefDescription": "Loads that miss the DTLB and hit the STLB.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.STLB_HIT", "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
"PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).", "PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
...@@ -21,8 +17,6 @@ ...@@ -21,8 +17,6 @@
}, },
{ {
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a load. EPT page walk duration are excluded in Skylake.", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a load. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE", "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
...@@ -32,8 +26,6 @@ ...@@ -32,8 +26,6 @@
}, },
{ {
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)", "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -42,8 +34,6 @@ ...@@ -42,8 +34,6 @@
}, },
{ {
"BriefDescription": "Page walk completed due to a demand data load to a 1G page", "BriefDescription": "Page walk completed due to a demand data load to a 1G page",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (1G sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -52,8 +42,6 @@ ...@@ -52,8 +42,6 @@
}, },
{ {
"BriefDescription": "Page walk completed due to a demand data load to a 2M/4M page", "BriefDescription": "Page walk completed due to a demand data load to a 2M/4M page",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -62,8 +50,6 @@ ...@@ -62,8 +50,6 @@
}, },
{ {
"BriefDescription": "Page walk completed due to a demand data load to a 4K page", "BriefDescription": "Page walk completed due to a demand data load to a 4K page",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -72,8 +58,6 @@ ...@@ -72,8 +58,6 @@
}, },
{ {
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake.", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x08", "EventCode": "0x08",
"EventName": "DTLB_LOAD_MISSES.WALK_PENDING", "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
"PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake microarchitecture.", "PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a load. EPT page walk duration are excluded in Skylake microarchitecture.",
...@@ -82,8 +66,6 @@ ...@@ -82,8 +66,6 @@
}, },
{ {
"BriefDescription": "Store misses in all DTLB levels that cause page walks", "BriefDescription": "Store misses in all DTLB levels that cause page walks",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK", "EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
"PublicDescription": "Counts demand data stores that caused a page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels, but the walk need not have completed.", "PublicDescription": "Counts demand data stores that caused a page walk of any page size (4K/2M/4M/1G). This implies it missed in all TLB levels, but the walk need not have completed.",
...@@ -92,8 +74,6 @@ ...@@ -92,8 +74,6 @@
}, },
{ {
"BriefDescription": "Stores that miss the DTLB and hit the STLB.", "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.STLB_HIT", "EventName": "DTLB_STORE_MISSES.STLB_HIT",
"PublicDescription": "Stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).", "PublicDescription": "Stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
...@@ -102,8 +82,6 @@ ...@@ -102,8 +82,6 @@
}, },
{ {
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store. EPT page walk duration are excluded in Skylake.", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_ACTIVE", "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
...@@ -113,8 +91,6 @@ ...@@ -113,8 +91,6 @@
}, },
{ {
"BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)", "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -123,8 +99,6 @@ ...@@ -123,8 +99,6 @@
}, },
{ {
"BriefDescription": "Page walk completed due to a demand data store to a 1G page", "BriefDescription": "Page walk completed due to a demand data store to a 1G page",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
"PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -133,8 +107,6 @@ ...@@ -133,8 +107,6 @@
}, },
{ {
"BriefDescription": "Page walk completed due to a demand data store to a 2M/4M page", "BriefDescription": "Page walk completed due to a demand data store to a 2M/4M page",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -143,8 +115,6 @@ ...@@ -143,8 +115,6 @@
}, },
{ {
"BriefDescription": "Page walk completed due to a demand data store to a 4K page", "BriefDescription": "Page walk completed due to a demand data store to a 4K page",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K", "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
...@@ -153,8 +123,6 @@ ...@@ -153,8 +123,6 @@
}, },
{ {
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake.", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_STORE_MISSES.WALK_PENDING", "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
"PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake microarchitecture.", "PublicDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for a store. EPT page walk duration are excluded in Skylake microarchitecture.",
...@@ -163,8 +131,6 @@ ...@@ -163,8 +131,6 @@
}, },
{ {
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a EPT (Extended Page Table) walk for any request type.", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a EPT (Extended Page Table) walk for any request type.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x4f", "EventCode": "0x4f",
"EventName": "EPT.WALK_PENDING", "EventName": "EPT.WALK_PENDING",
"PublicDescription": "Counts cycles for each PMH (Page Miss Handler) that is busy with an EPT (Extended Page Table) walk for any request type.", "PublicDescription": "Counts cycles for each PMH (Page Miss Handler) that is busy with an EPT (Extended Page Table) walk for any request type.",
...@@ -173,8 +139,6 @@ ...@@ -173,8 +139,6 @@
}, },
{ {
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.", "BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xAE", "EventCode": "0xAE",
"EventName": "ITLB.ITLB_FLUSH", "EventName": "ITLB.ITLB_FLUSH",
"PublicDescription": "Counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).", "PublicDescription": "Counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
...@@ -183,8 +147,6 @@ ...@@ -183,8 +147,6 @@
}, },
{ {
"BriefDescription": "Misses at all ITLB levels that cause page walks", "BriefDescription": "Misses at all ITLB levels that cause page walks",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK", "EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
"PublicDescription": "Counts page walks of any page size (4K/2M/4M/1G) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB, but the walk need not have completed.", "PublicDescription": "Counts page walks of any page size (4K/2M/4M/1G) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB, but the walk need not have completed.",
...@@ -193,8 +155,6 @@ ...@@ -193,8 +155,6 @@
}, },
{ {
"BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.", "BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.STLB_HIT", "EventName": "ITLB_MISSES.STLB_HIT",
"SampleAfterValue": "100003", "SampleAfterValue": "100003",
...@@ -202,8 +162,6 @@ ...@@ -202,8 +162,6 @@
}, },
{ {
"BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request. EPT page walk duration are excluded in Skylake.", "BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"CounterMask": "1", "CounterMask": "1",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_ACTIVE", "EventName": "ITLB_MISSES.WALK_ACTIVE",
...@@ -213,8 +171,6 @@ ...@@ -213,8 +171,6 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED", "EventName": "ITLB_MISSES.WALK_COMPLETED",
"PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -223,8 +179,6 @@ ...@@ -223,8 +179,6 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (1G)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (1G)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G", "EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
"PublicDescription": "Counts completed page walks (1G page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (1G page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -233,8 +187,6 @@ ...@@ -233,8 +187,6 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M", "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
"PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -243,8 +195,6 @@ ...@@ -243,8 +195,6 @@
}, },
{ {
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)", "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K", "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
"PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.", "PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
...@@ -253,8 +203,6 @@ ...@@ -253,8 +203,6 @@
}, },
{ {
"BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake.", "BriefDescription": "Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake.",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_PENDING", "EventName": "ITLB_MISSES.WALK_PENDING",
"PublicDescription": "Counts 1 per cycle for each PMH (Page Miss Handler) that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake michroarchitecture.", "PublicDescription": "Counts 1 per cycle for each PMH (Page Miss Handler) that is busy with a page walk for an instruction fetch request. EPT page walk duration are excluded in Skylake michroarchitecture.",
...@@ -263,8 +211,6 @@ ...@@ -263,8 +211,6 @@
}, },
{ {
"BriefDescription": "DTLB flush attempts of the thread-specific entries", "BriefDescription": "DTLB flush attempts of the thread-specific entries",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xBD", "EventCode": "0xBD",
"EventName": "TLB_FLUSH.DTLB_THREAD", "EventName": "TLB_FLUSH.DTLB_THREAD",
"PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.", "PublicDescription": "Counts the number of DTLB flush attempts of the thread-specific entries.",
...@@ -273,8 +219,6 @@ ...@@ -273,8 +219,6 @@
}, },
{ {
"BriefDescription": "STLB flush attempts", "BriefDescription": "STLB flush attempts",
"Counter": "0,1,2,3",
"CounterHTOff": "0,1,2,3,4,5,6,7",
"EventCode": "0xBD", "EventCode": "0xBD",
"EventName": "TLB_FLUSH.STLB_ANY", "EventName": "TLB_FLUSH.STLB_ANY",
"PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).", "PublicDescription": "Counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, etc.).",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7