Commit f7f9da89 authored by Martin Blumenstingl's avatar Martin Blumenstingl Committed by Kevin Hilman

ARM: dts: meson8: fix the clock controller register size

The clock controller registers are not 0x460 wide because the reset
controller starts at CBUS 0x4404. This currently overlaps with the
clock controller (which is at CBUS 0x4000).

There is no public documentation available on the actual size of the
clock controller's register area (also called "HHI"). However, in
Amlogic's GPL kernel sources the last "HHI" register is
HHI_HDMI_PHY_CNTL2 at CBUS + 0x43a8. 0x400 was chosen because that size
doesn't seem unlikely.

Fixes: 2c323c43 ("ARM: dts: meson8: add and use the real clock controller")
Signed-off-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Reviewed-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Signed-off-by: default avatarKevin Hilman <khilman@baylibre.com>
parent 5b394b2d
...@@ -194,7 +194,7 @@ clkc: clock-controller@4000 { ...@@ -194,7 +194,7 @@ clkc: clock-controller@4000 {
#clock-cells = <1>; #clock-cells = <1>;
#reset-cells = <1>; #reset-cells = <1>;
compatible = "amlogic,meson8-clkc"; compatible = "amlogic,meson8-clkc";
reg = <0x8000 0x4>, <0x4000 0x460>; reg = <0x8000 0x4>, <0x4000 0x400>;
}; };
reset: reset-controller@4404 { reset: reset-controller@4404 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment