common.h 4.29 KB
Newer Older
1
/*
2
 * Copyright 2004-2014 Freescale Semiconductor, Inc. All Rights Reserved.
3 4 5 6 7 8 9 10 11 12 13
 */

/*
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ASM_ARCH_MXC_COMMON_H__
#define __ASM_ARCH_MXC_COMMON_H__

14 15
#include <linux/reboot.h>

16
struct irq_data;
17
struct platform_device;
18
struct pt_regs;
19
struct clk;
20
struct device_node;
21
enum mxc_cpu_pwr_mode;
22
struct of_device_id;
23

24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46
void mx21_map_io(void);
void mx27_map_io(void);
void mx31_map_io(void);
void mx35_map_io(void);
void imx21_init_early(void);
void imx27_init_early(void);
void imx31_init_early(void);
void imx35_init_early(void);
void mxc_init_irq(void __iomem *);
void mx21_init_irq(void);
void mx27_init_irq(void);
void mx31_init_irq(void);
void mx35_init_irq(void);
void imx21_soc_init(void);
void imx27_soc_init(void);
void imx31_soc_init(void);
void imx35_soc_init(void);
void epit_timer_init(void __iomem *base, int irq);
int mx21_clocks_init(unsigned long lref, unsigned long fref);
int mx27_clocks_init(unsigned long fref);
int mx31_clocks_init(unsigned long fref);
int mx35_clocks_init(void);
struct platform_device *mxc_register_gpio(char *name, int id,
47
	resource_size_t iobase, resource_size_t iosize, int irq, int irq_high);
48 49 50
void mxc_set_cpu_type(unsigned int type);
void mxc_restart(enum reboot_mode, const char *);
void mxc_arch_reset_init(void __iomem *);
51
void imx1_reset_init(void __iomem *);
52
void imx_set_aips(void __iomem *);
53
void imx_aips_allow_unprivileged_access(const char *compat);
54
int mxc_device_init(void);
55
void imx_set_soc_revision(unsigned int rev);
56
void imx_init_revision_from_anatop(void);
57
struct device *imx_soc_device_init(void);
58
void imx6_enable_rbc(bool enable);
59
void imx_gpc_check_dt(void);
60 61 62
void imx_gpc_set_arm_power_in_lpm(bool power_off);
void imx_gpc_set_arm_power_up_timing(u32 sw2iso, u32 sw);
void imx_gpc_set_arm_power_down_timing(u32 sw2iso, u32 sw);
63
void imx25_pm_init(void);
64
void imx27_pm_init(void);
65

66 67 68 69 70 71 72 73
enum mxc_cpu_pwr_mode {
	WAIT_CLOCKED,		/* wfi only */
	WAIT_UNCLOCKED,		/* WAIT */
	WAIT_UNCLOCKED_POWER_OFF,	/* WAIT + SRPG */
	STOP_POWER_ON,		/* just STOP */
	STOP_POWER_OFF,		/* STOP + SRPG */
};

74 75 76 77 78 79 80
enum mx3_cpu_pwr_mode {
	MX3_RUN,
	MX3_WAIT,
	MX3_DOZE,
	MX3_SLEEP,
};

81
void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode);
82

83 84 85 86
void imx_enable_cpu(int cpu, bool enable);
void imx_set_cpu_jump(int cpu, void *jump_addr);
u32 imx_get_cpu_arg(int cpu);
void imx_set_cpu_arg(int cpu, u32 arg);
87
#ifdef CONFIG_SMP
88 89 90
void v7_secondary_startup(void);
void imx_scu_map_io(void);
void imx_smp_prepare(void);
91 92
#else
static inline void imx_scu_map_io(void) {}
93
static inline void imx_smp_prepare(void) {}
94
#endif
95
void imx_src_init(void);
96
void imx_gpc_pre_suspend(bool arm_power_off);
97 98 99
void imx_gpc_post_resume(void);
void imx_gpc_mask_all(void);
void imx_gpc_restore_all(void);
100 101
void imx_gpc_hwirq_mask(unsigned int hwirq);
void imx_gpc_hwirq_unmask(unsigned int hwirq);
102 103 104
void imx_anatop_init(void);
void imx_anatop_pre_suspend(void);
void imx_anatop_post_resume(void);
105
int imx6_set_lpm(enum mxc_cpu_pwr_mode mode);
106
void imx6_set_int_mem_clk_lpm(bool enable);
107
void imx6sl_set_wait_clk(bool enter);
108
int imx_mmdc_get_ddr_type(void);
109 110 111

void imx_cpu_die(unsigned int cpu);
int imx_cpu_kill(unsigned int cpu);
112

113 114
#ifdef CONFIG_SUSPEND
void v7_cpu_resume(void);
115 116
void imx53_suspend(void __iomem *ocram_vbase);
extern const u32 imx53_suspend_sz;
117
void imx6_suspend(void __iomem *ocram_vbase);
118 119
#else
static inline void v7_cpu_resume(void) {}
120 121
static inline void imx53_suspend(void __iomem *ocram_vbase) {}
static const u32 imx53_suspend_sz;
122 123 124
static inline void imx6_suspend(void __iomem *ocram_vbase) {}
#endif

125
void imx6_pm_ccm_init(const char *ccm_compat);
126
void imx6q_pm_init(void);
127 128
void imx6dl_pm_init(void);
void imx6sl_pm_init(void);
129
void imx6sx_pm_init(void);
130
void imx6ul_pm_init(void);
131

132
#ifdef CONFIG_PM
133 134
void imx51_pm_init(void);
void imx53_pm_init(void);
135
#else
136 137
static inline void imx51_pm_init(void) {}
static inline void imx53_pm_init(void) {}
138 139
#endif

140
#ifdef CONFIG_NEON
141
int mx51_neon_fixup(void);
142 143 144 145
#else
static inline int mx51_neon_fixup(void) { return 0; }
#endif

146
#ifdef CONFIG_CACHE_L2X0
147
void imx_init_l2cache(void);
148 149 150 151
#else
static inline void imx_init_l2cache(void) {}
#endif

152 153
extern const struct smp_operations imx_smp_ops;
extern const struct smp_operations ls1021a_smp_ops;
154

155
#endif