r8a7778.dtsi 6.19 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
/*
 * Device Tree Source for Renesas r8a7778
 *
 * Copyright (C) 2013  Renesas Solutions Corp.
 * Copyright (C) 2013  Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
 *
 * based on r8a7779
 *
 * Copyright (C) 2013 Renesas Solutions Corp.
 * Copyright (C) 2013 Simon Horman
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

/include/ "skeleton.dtsi"

19 20
#include <dt-bindings/interrupt-controller/irq.h>

21 22
/ {
	compatible = "renesas,r8a7778";
23
	interrupt-parent = <&gic>;
24 25

	cpus {
26 27 28
		#address-cells = <1>;
		#size-cells = <0>;

29
		cpu@0 {
30
			device_type = "cpu";
31
			compatible = "arm,cortex-a9";
32 33
			reg = <0>;
			clock-frequency = <800000000>;
34 35 36
		};
	};

37 38 39 40 41 42
	aliases {
		spi0 = &hspi0;
		spi1 = &hspi1;
		spi2 = &hspi2;
	};

43 44 45 46 47 48 49
	gic: interrupt-controller@fe438000 {
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0xfe438000 0x1000>,
		      <0xfe430000 0x100>;
	};
50

51 52
	/* irqpin: IRQ0 - IRQ3 */
	irqpin: irqpin@fe78001c {
53
		compatible = "renesas,intc-irqpin-r8a7778", "renesas,intc-irqpin";
54 55 56 57 58 59 60 61
		#interrupt-cells = <2>;
		interrupt-controller;
		status = "disabled"; /* default off */
		reg =	<0xfe78001c 4>,
			<0xfe780010 4>,
			<0xfe780024 4>,
			<0xfe780044 4>,
			<0xfe780064 4>;
62 63 64 65
		interrupts =   <0 27 IRQ_TYPE_LEVEL_HIGH
				0 28 IRQ_TYPE_LEVEL_HIGH
				0 29 IRQ_TYPE_LEVEL_HIGH
				0 30 IRQ_TYPE_LEVEL_HIGH>;
66 67 68
		sense-bitfield-width = <2>;
	};

69 70 71
	gpio0: gpio@ffc40000 {
		compatible = "renesas,gpio-r8a7778", "renesas,gpio-rcar";
		reg = <0xffc40000 0x2c>;
72
		interrupts = <0 103 IRQ_TYPE_LEVEL_HIGH>;
73 74 75 76 77 78 79 80 81 82
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 0 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

	gpio1: gpio@ffc41000 {
		compatible = "renesas,gpio-r8a7778", "renesas,gpio-rcar";
		reg = <0xffc41000 0x2c>;
83
		interrupts = <0 103 IRQ_TYPE_LEVEL_HIGH>;
84 85 86 87 88 89 90 91 92 93
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 32 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

	gpio2: gpio@ffc42000 {
		compatible = "renesas,gpio-r8a7778", "renesas,gpio-rcar";
		reg = <0xffc42000 0x2c>;
94
		interrupts = <0 103 IRQ_TYPE_LEVEL_HIGH>;
95 96 97 98 99 100 101 102 103 104
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 64 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

	gpio3: gpio@ffc43000 {
		compatible = "renesas,gpio-r8a7778", "renesas,gpio-rcar";
		reg = <0xffc43000 0x2c>;
105
		interrupts = <0 103 IRQ_TYPE_LEVEL_HIGH>;
106 107 108 109 110 111 112 113 114 115
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 96 32>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

	gpio4: gpio@ffc44000 {
		compatible = "renesas,gpio-r8a7778", "renesas,gpio-rcar";
		reg = <0xffc44000 0x2c>;
116
		interrupts = <0 103 IRQ_TYPE_LEVEL_HIGH>;
117 118 119 120 121 122 123
		#gpio-cells = <2>;
		gpio-controller;
		gpio-ranges = <&pfc 0 128 27>;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

124 125
	pfc: pfc@fffc0000 {
		compatible = "renesas,pfc-r8a7778";
126
		reg = <0xfffc0000 0x118>;
127
	};
128 129 130 131 132 133

	i2c0: i2c@ffc70000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7778";
		reg = <0xffc70000 0x1000>;
134
		interrupts = <0 67 IRQ_TYPE_LEVEL_HIGH>;
135 136 137 138 139 140 141 142
		status = "disabled";
	};

	i2c1: i2c@ffc71000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7778";
		reg = <0xffc71000 0x1000>;
143
		interrupts = <0 78 IRQ_TYPE_LEVEL_HIGH>;
144 145 146 147 148 149 150 151
		status = "disabled";
	};

	i2c2: i2c@ffc72000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7778";
		reg = <0xffc72000 0x1000>;
152
		interrupts = <0 76 IRQ_TYPE_LEVEL_HIGH>;
153 154 155 156 157 158 159 160
		status = "disabled";
	};

	i2c3: i2c@ffc73000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7778";
		reg = <0xffc73000 0x1000>;
161
		interrupts = <0 77 IRQ_TYPE_LEVEL_HIGH>;
162 163
		status = "disabled";
	};
164

165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
	scif0: serial@ffe40000 {
		compatible = "renesas,scif-r8a7778", "renesas,scif";
		reg = <0xffe40000 0x100>;
		interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	scif1: serial@ffe41000 {
		compatible = "renesas,scif-r8a7778", "renesas,scif";
		reg = <0xffe41000 0x100>;
		interrupts = <0 71 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	scif2: serial@ffe42000 {
		compatible = "renesas,scif-r8a7778", "renesas,scif";
		reg = <0xffe42000 0x100>;
		interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	scif3: serial@ffe43000 {
		compatible = "renesas,scif-r8a7778", "renesas,scif";
		reg = <0xffe43000 0x100>;
		interrupts = <0 73 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	scif4: serial@ffe44000 {
		compatible = "renesas,scif-r8a7778", "renesas,scif";
		reg = <0xffe44000 0x100>;
		interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	scif5: serial@ffe45000 {
		compatible = "renesas,scif-r8a7778", "renesas,scif";
		reg = <0xffe45000 0x100>;
		interrupts = <0 75 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

207
	mmcif: mmc@ffe4e000 {
208 209
		compatible = "renesas,sh-mmcif";
		reg = <0xffe4e000 0x100>;
210
		interrupts = <0 61 IRQ_TYPE_LEVEL_HIGH>;
211 212
		status = "disabled";
	};
213

214
	sdhi0: sd@ffe4c000 {
215 216
		compatible = "renesas,sdhi-r8a7778";
		reg = <0xffe4c000 0x100>;
217
		interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>;
218 219 220 221 222
		cap-sd-highspeed;
		cap-sdio-irq;
		status = "disabled";
	};

223
	sdhi1: sd@ffe4d000 {
224 225
		compatible = "renesas,sdhi-r8a7778";
		reg = <0xffe4d000 0x100>;
226
		interrupts = <0 88 IRQ_TYPE_LEVEL_HIGH>;
227 228 229 230 231
		cap-sd-highspeed;
		cap-sdio-irq;
		status = "disabled";
	};

232
	sdhi2: sd@ffe4f000 {
233 234
		compatible = "renesas,sdhi-r8a7778";
		reg = <0xffe4f000 0x100>;
235
		interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
236 237 238 239
		cap-sd-highspeed;
		cap-sdio-irq;
		status = "disabled";
	};
240

241
	hspi0: spi@fffc7000 {
242
		compatible = "renesas,hspi-r8a7778", "renesas,hspi";
243
		reg = <0xfffc7000 0x18>;
244
		interrupts = <0 63 IRQ_TYPE_LEVEL_HIGH>;
245 246
		#address-cells = <1>;
		#size-cells = <0>;
247 248 249 250
		status = "disabled";
	};

	hspi1: spi@fffc8000 {
251
		compatible = "renesas,hspi-r8a7778", "renesas,hspi";
252
		reg = <0xfffc8000 0x18>;
253
		interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
254 255
		#address-cells = <1>;
		#size-cells = <0>;
256 257 258 259
		status = "disabled";
	};

	hspi2: spi@fffc6000 {
260
		compatible = "renesas,hspi-r8a7778", "renesas,hspi";
261
		reg = <0xfffc6000 0x18>;
262
		interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
263 264
		#address-cells = <1>;
		#size-cells = <0>;
265 266
		status = "disabled";
	};
267
};