i2c-ocores.c 18 KB
Newer Older
1 2
/*
 * i2c-ocores.c: I2C bus driver for OpenCores I2C controller
3
 * (https://opencores.org/project/i2c/overview)
4
 *
5
 * Peter Korsgaard <peter@korsgaard.com>
6
 *
7 8 9
 * Support for the GRLIB port of the controller by
 * Andreas Larsson <andreas@gaisler.com>
 *
10 11 12 13 14
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

15
#include <linux/clk.h>
16
#include <linux/delay.h>
17
#include <linux/err.h>
18 19 20 21 22 23 24
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/errno.h>
#include <linux/platform_device.h>
#include <linux/i2c.h>
#include <linux/interrupt.h>
#include <linux/wait.h>
25
#include <linux/platform_data/i2c-ocores.h>
26
#include <linux/slab.h>
27
#include <linux/io.h>
28
#include <linux/log2.h>
29
#include <linux/spinlock.h>
30 31 32
#include <linux/jiffies.h>

#define OCORES_FLAG_POLL BIT(0)
33

34 35 36 37
/**
 * @process_lock: protect I2C transfer process.
 *     ocores_process() and ocores_process_timeout() can't run in parallel.
 */
38 39
struct ocores_i2c {
	void __iomem *base;
40
	u32 reg_shift;
41
	u32 reg_io_width;
42
	unsigned long flags;
43 44 45 46 47 48
	wait_queue_head_t wait;
	struct i2c_adapter adap;
	struct i2c_msg *msg;
	int pos;
	int nmsgs;
	int state; /* see STATE_ */
49
	spinlock_t process_lock;
50
	struct clk *clk;
51 52
	int ip_clock_khz;
	int bus_clock_khz;
53 54
	void (*setreg)(struct ocores_i2c *i2c, int reg, u8 value);
	u8 (*getreg)(struct ocores_i2c *i2c, int reg);
55 56 57 58 59 60 61
};

/* registers */
#define OCI2C_PRELOW		0
#define OCI2C_PREHIGH		1
#define OCI2C_CONTROL		2
#define OCI2C_DATA		3
62 63
#define OCI2C_CMD		4 /* write only */
#define OCI2C_STATUS		4 /* read only, same address as OCI2C_CMD */
64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

#define OCI2C_CTRL_IEN		0x40
#define OCI2C_CTRL_EN		0x80

#define OCI2C_CMD_START		0x91
#define OCI2C_CMD_STOP		0x41
#define OCI2C_CMD_READ		0x21
#define OCI2C_CMD_WRITE		0x11
#define OCI2C_CMD_READ_ACK	0x21
#define OCI2C_CMD_READ_NACK	0x29
#define OCI2C_CMD_IACK		0x01

#define OCI2C_STAT_IF		0x01
#define OCI2C_STAT_TIP		0x02
#define OCI2C_STAT_ARBLOST	0x20
#define OCI2C_STAT_BUSY		0x40
#define OCI2C_STAT_NACK		0x80

#define STATE_DONE		0
#define STATE_START		1
#define STATE_WRITE		2
#define STATE_READ		3
#define STATE_ERROR		4

88 89 90 91
#define TYPE_OCORES		0
#define TYPE_GRLIB		1

static void oc_setreg_8(struct ocores_i2c *i2c, int reg, u8 value)
92
{
93 94 95 96 97 98 99 100 101 102 103 104 105
	iowrite8(value, i2c->base + (reg << i2c->reg_shift));
}

static void oc_setreg_16(struct ocores_i2c *i2c, int reg, u8 value)
{
	iowrite16(value, i2c->base + (reg << i2c->reg_shift));
}

static void oc_setreg_32(struct ocores_i2c *i2c, int reg, u8 value)
{
	iowrite32(value, i2c->base + (reg << i2c->reg_shift));
}

106 107 108 109 110 111 112 113 114 115
static void oc_setreg_16be(struct ocores_i2c *i2c, int reg, u8 value)
{
	iowrite16be(value, i2c->base + (reg << i2c->reg_shift));
}

static void oc_setreg_32be(struct ocores_i2c *i2c, int reg, u8 value)
{
	iowrite32be(value, i2c->base + (reg << i2c->reg_shift));
}

116 117 118 119 120 121 122 123 124 125 126 127 128 129 130
static inline u8 oc_getreg_8(struct ocores_i2c *i2c, int reg)
{
	return ioread8(i2c->base + (reg << i2c->reg_shift));
}

static inline u8 oc_getreg_16(struct ocores_i2c *i2c, int reg)
{
	return ioread16(i2c->base + (reg << i2c->reg_shift));
}

static inline u8 oc_getreg_32(struct ocores_i2c *i2c, int reg)
{
	return ioread32(i2c->base + (reg << i2c->reg_shift));
}

131 132 133 134 135 136 137 138 139 140
static inline u8 oc_getreg_16be(struct ocores_i2c *i2c, int reg)
{
	return ioread16be(i2c->base + (reg << i2c->reg_shift));
}

static inline u8 oc_getreg_32be(struct ocores_i2c *i2c, int reg)
{
	return ioread32be(i2c->base + (reg << i2c->reg_shift));
}

141 142
static inline void oc_setreg(struct ocores_i2c *i2c, int reg, u8 value)
{
143
	i2c->setreg(i2c, reg, value);
144 145 146 147
}

static inline u8 oc_getreg(struct ocores_i2c *i2c, int reg)
{
148
	return i2c->getreg(i2c, reg);
149 150
}

151
static void ocores_process(struct ocores_i2c *i2c, u8 stat)
152 153
{
	struct i2c_msg *msg = i2c->msg;
154 155 156 157 158 159 160
	unsigned long flags;

	/*
	 * If we spin here is because we are in timeout, so we are going
	 * to be in STATE_ERROR. See ocores_process_timeout()
	 */
	spin_lock_irqsave(&i2c->process_lock, flags);
161 162 163 164 165

	if ((i2c->state == STATE_DONE) || (i2c->state == STATE_ERROR)) {
		/* stop has been sent */
		oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_IACK);
		wake_up(&i2c->wait);
166
		goto out;
167 168 169 170 171 172
	}

	/* error? */
	if (stat & OCI2C_STAT_ARBLOST) {
		i2c->state = STATE_ERROR;
		oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_STOP);
173
		goto out;
174 175 176 177 178 179 180 181 182
	}

	if ((i2c->state == STATE_START) || (i2c->state == STATE_WRITE)) {
		i2c->state =
			(msg->flags & I2C_M_RD) ? STATE_READ : STATE_WRITE;

		if (stat & OCI2C_STAT_NACK) {
			i2c->state = STATE_ERROR;
			oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_STOP);
183
			goto out;
184 185 186 187 188 189 190 191 192 193 194 195 196 197
		}
	} else
		msg->buf[i2c->pos++] = oc_getreg(i2c, OCI2C_DATA);

	/* end of msg? */
	if (i2c->pos == msg->len) {
		i2c->nmsgs--;
		i2c->msg++;
		i2c->pos = 0;
		msg = i2c->msg;

		if (i2c->nmsgs) {	/* end? */
			/* send start? */
			if (!(msg->flags & I2C_M_NOSTART)) {
198
				u8 addr = i2c_8bit_addr_from_msg(msg);
199 200 201 202 203

				i2c->state = STATE_START;

				oc_setreg(i2c, OCI2C_DATA, addr);
				oc_setreg(i2c, OCI2C_CMD,  OCI2C_CMD_START);
204
				goto out;
205 206 207 208 209 210
			} else
				i2c->state = (msg->flags & I2C_M_RD)
					? STATE_READ : STATE_WRITE;
		} else {
			i2c->state = STATE_DONE;
			oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_STOP);
211
			goto out;
212 213 214 215 216 217 218 219 220 221
		}
	}

	if (i2c->state == STATE_READ) {
		oc_setreg(i2c, OCI2C_CMD, i2c->pos == (msg->len-1) ?
			  OCI2C_CMD_READ_NACK : OCI2C_CMD_READ_ACK);
	} else {
		oc_setreg(i2c, OCI2C_DATA, msg->buf[i2c->pos++]);
		oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_WRITE);
	}
222 223 224

out:
	spin_unlock_irqrestore(&i2c->process_lock, flags);
225 226
}

227
static irqreturn_t ocores_isr(int irq, void *dev_id)
228 229
{
	struct ocores_i2c *i2c = dev_id;
230 231 232 233
	u8 stat = oc_getreg(i2c, OCI2C_STATUS);

	if (!(stat & OCI2C_STAT_IF))
		return IRQ_NONE;
234

235
	ocores_process(i2c, stat);
236 237 238 239

	return IRQ_HANDLED;
}

240 241 242 243 244 245 246 247 248 249 250 251 252 253
/**
 * Process timeout event
 * @i2c: ocores I2C device instance
 */
static void ocores_process_timeout(struct ocores_i2c *i2c)
{
	unsigned long flags;

	spin_lock_irqsave(&i2c->process_lock, flags);
	i2c->state = STATE_ERROR;
	oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_STOP);
	spin_unlock_irqrestore(&i2c->process_lock, flags);
}

254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354
/**
 * Wait until something change in a given register
 * @i2c: ocores I2C device instance
 * @reg: register to query
 * @mask: bitmask to apply on register value
 * @val: expected result
 * @timeout: timeout in jiffies
 *
 * Timeout is necessary to avoid to stay here forever when the chip
 * does not answer correctly.
 *
 * Return: 0 on success, -ETIMEDOUT on timeout
 */
static int ocores_wait(struct ocores_i2c *i2c,
		       int reg, u8 mask, u8 val,
		       const unsigned long timeout)
{
	unsigned long j;

	j = jiffies + timeout;
	while (1) {
		u8 status = oc_getreg(i2c, reg);

		if ((status & mask) == val)
			break;

		if (time_after(jiffies, j))
			return -ETIMEDOUT;
	}
	return 0;
}

/**
 * Wait until is possible to process some data
 * @i2c: ocores I2C device instance
 *
 * Used when the device is in polling mode (interrupts disabled).
 *
 * Return: 0 on success, -ETIMEDOUT on timeout
 */
static int ocores_poll_wait(struct ocores_i2c *i2c)
{
	u8 mask;
	int err;

	if (i2c->state == STATE_DONE || i2c->state == STATE_ERROR) {
		/* transfer is over */
		mask = OCI2C_STAT_BUSY;
	} else {
		/* on going transfer */
		mask = OCI2C_STAT_TIP;
		/*
		 * We wait for the data to be transferred (8bit),
		 * then we start polling on the ACK/NACK bit
		 */
		udelay((8 * 1000) / i2c->bus_clock_khz);
	}

	/*
	 * once we are here we expect to get the expected result immediately
	 * so if after 1ms we timeout then something is broken.
	 */
	err = ocores_wait(i2c, OCI2C_STATUS, mask, 0, msecs_to_jiffies(1));
	if (err)
		dev_warn(i2c->adap.dev.parent,
			 "%s: STATUS timeout, bit 0x%x did not clear in 1ms\n",
			 __func__, mask);
	return err;
}

/**
 * It handles an IRQ-less transfer
 * @i2c: ocores I2C device instance
 *
 * Even if IRQ are disabled, the I2C OpenCore IP behavior is exactly the same
 * (only that IRQ are not produced). This means that we can re-use entirely
 * ocores_isr(), we just add our polling code around it.
 *
 * It can run in atomic context
 */
static void ocores_process_polling(struct ocores_i2c *i2c)
{
	while (1) {
		irqreturn_t ret;
		int err;

		err = ocores_poll_wait(i2c);
		if (err) {
			i2c->state = STATE_ERROR;
			break; /* timeout */
		}

		ret = ocores_isr(-1, i2c);
		if (ret == IRQ_NONE)
			break; /* all messages have been transferred */
	}
}

static int ocores_xfer_core(struct ocores_i2c *i2c,
			    struct i2c_msg *msgs, int num,
			    bool polling)
355
{
356
	int ret;
357 358 359 360 361 362 363
	u8 ctrl;

	ctrl = oc_getreg(i2c, OCI2C_CONTROL);
	if (polling)
		oc_setreg(i2c, OCI2C_CONTROL, ctrl & ~OCI2C_CTRL_IEN);
	else
		oc_setreg(i2c, OCI2C_CONTROL, ctrl | OCI2C_CTRL_IEN);
364 365 366 367 368 369

	i2c->msg = msgs;
	i2c->pos = 0;
	i2c->nmsgs = num;
	i2c->state = STATE_START;

370
	oc_setreg(i2c, OCI2C_DATA, i2c_8bit_addr_from_msg(i2c->msg));
371 372
	oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_START);

373 374 375 376 377 378 379 380 381 382
	if (polling) {
		ocores_process_polling(i2c);
	} else {
		ret = wait_event_timeout(i2c->wait,
					 (i2c->state == STATE_ERROR) ||
					 (i2c->state == STATE_DONE), HZ);
		if (ret == 0) {
			ocores_process_timeout(i2c);
			return -ETIMEDOUT;
		}
383 384 385
	}

	return (i2c->state == STATE_DONE) ? num : -EIO;
386 387
}

388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403
static int ocores_xfer_polling(struct i2c_adapter *adap,
			       struct i2c_msg *msgs, int num)
{
	return ocores_xfer_core(i2c_get_adapdata(adap), msgs, num, true);
}

static int ocores_xfer(struct i2c_adapter *adap,
		       struct i2c_msg *msgs, int num)
{
	struct ocores_i2c *i2c = i2c_get_adapdata(adap);

	if (i2c->flags & OCORES_FLAG_POLL)
		return ocores_xfer_polling(adap, msgs, num);
	return ocores_xfer_core(i2c, msgs, num, false);
}

404
static int ocores_init(struct device *dev, struct ocores_i2c *i2c)
405 406
{
	int prescale;
407
	int diff;
408 409 410
	u8 ctrl = oc_getreg(i2c, OCI2C_CONTROL);

	/* make sure the device is disabled */
411 412
	ctrl &= ~(OCI2C_CTRL_EN | OCI2C_CTRL_IEN);
	oc_setreg(i2c, OCI2C_CONTROL, ctrl);
413

414 415 416 417 418 419 420 421 422 423 424
	prescale = (i2c->ip_clock_khz / (5 * i2c->bus_clock_khz)) - 1;
	prescale = clamp(prescale, 0, 0xffff);

	diff = i2c->ip_clock_khz / (5 * (prescale + 1)) - i2c->bus_clock_khz;
	if (abs(diff) > i2c->bus_clock_khz / 10) {
		dev_err(dev,
			"Unsupported clock settings: core: %d KHz, bus: %d KHz\n",
			i2c->ip_clock_khz, i2c->bus_clock_khz);
		return -EINVAL;
	}

425 426 427 428 429
	oc_setreg(i2c, OCI2C_PRELOW, prescale & 0xff);
	oc_setreg(i2c, OCI2C_PREHIGH, prescale >> 8);

	/* Init the device */
	oc_setreg(i2c, OCI2C_CMD, OCI2C_CMD_IACK);
430
	oc_setreg(i2c, OCI2C_CONTROL, ctrl | OCI2C_CTRL_EN);
431 432

	return 0;
433 434 435 436 437 438 439 440
}


static u32 ocores_func(struct i2c_adapter *adap)
{
	return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
}

441
static const struct i2c_algorithm ocores_algorithm = {
442 443
	.master_xfer = ocores_xfer,
	.functionality = ocores_func,
444 445
};

446
static const struct i2c_adapter ocores_adapter = {
447 448 449 450
	.owner = THIS_MODULE,
	.name = "i2c-ocores",
	.class = I2C_CLASS_DEPRECATED,
	.algo = &ocores_algorithm,
451 452
};

453
static const struct of_device_id ocores_i2c_match[] = {
454 455 456 457 458 459 460 461 462 463 464 465
	{
		.compatible = "opencores,i2c-ocores",
		.data = (void *)TYPE_OCORES,
	},
	{
		.compatible = "aeroflexgaisler,i2cmst",
		.data = (void *)TYPE_GRLIB,
	},
	{},
};
MODULE_DEVICE_TABLE(of, ocores_i2c_match);

466
#ifdef CONFIG_OF
467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500
/* Read and write functions for the GRLIB port of the controller. Registers are
 * 32-bit big endian and the PRELOW and PREHIGH registers are merged into one
 * register. The subsequent registers has their offset decreased accordingly. */
static u8 oc_getreg_grlib(struct ocores_i2c *i2c, int reg)
{
	u32 rd;
	int rreg = reg;
	if (reg != OCI2C_PRELOW)
		rreg--;
	rd = ioread32be(i2c->base + (rreg << i2c->reg_shift));
	if (reg == OCI2C_PREHIGH)
		return (u8)(rd >> 8);
	else
		return (u8)rd;
}

static void oc_setreg_grlib(struct ocores_i2c *i2c, int reg, u8 value)
{
	u32 curr, wr;
	int rreg = reg;
	if (reg != OCI2C_PRELOW)
		rreg--;
	if (reg == OCI2C_PRELOW || reg == OCI2C_PREHIGH) {
		curr = ioread32be(i2c->base + (rreg << i2c->reg_shift));
		if (reg == OCI2C_PRELOW)
			wr = (curr & 0xff00) | value;
		else
			wr = (((u32)value) << 8) | (curr & 0xff);
	} else {
		wr = value;
	}
	iowrite32be(wr, i2c->base + (rreg << i2c->reg_shift));
}

501 502
static int ocores_i2c_of_probe(struct platform_device *pdev,
				struct ocores_i2c *i2c)
503
{
504
	struct device_node *np = pdev->dev.of_node;
505
	const struct of_device_id *match;
506
	u32 val;
507 508
	u32 clock_frequency;
	bool clock_frequency_present;
509 510 511 512 513 514 515 516 517 518 519 520 521

	if (of_property_read_u32(np, "reg-shift", &i2c->reg_shift)) {
		/* no 'reg-shift', check for deprecated 'regstep' */
		if (!of_property_read_u32(np, "regstep", &val)) {
			if (!is_power_of_2(val)) {
				dev_err(&pdev->dev, "invalid regstep %d\n",
					val);
				return -EINVAL;
			}
			i2c->reg_shift = ilog2(val);
			dev_warn(&pdev->dev,
				"regstep property deprecated, use reg-shift\n");
		}
522 523
	}

524 525 526 527
	clock_frequency_present = !of_property_read_u32(np, "clock-frequency",
							&clock_frequency);
	i2c->bus_clock_khz = 100;

528 529 530 531 532 533 534 535 536 537 538 539 540
	i2c->clk = devm_clk_get(&pdev->dev, NULL);

	if (!IS_ERR(i2c->clk)) {
		int ret = clk_prepare_enable(i2c->clk);

		if (ret) {
			dev_err(&pdev->dev,
				"clk_prepare_enable failed: %d\n", ret);
			return ret;
		}
		i2c->ip_clock_khz = clk_get_rate(i2c->clk) / 1000;
		if (clock_frequency_present)
			i2c->bus_clock_khz = clock_frequency / 1000;
541 542 543 544 545 546 547 548
	}

	if (i2c->ip_clock_khz == 0) {
		if (of_property_read_u32(np, "opencores,ip-clock-frequency",
						&val)) {
			if (!clock_frequency_present) {
				dev_err(&pdev->dev,
					"Missing required parameter 'opencores,ip-clock-frequency'\n");
549
				clk_disable_unprepare(i2c->clk);
550 551 552 553 554 555 556 557 558
				return -ENODEV;
			}
			i2c->ip_clock_khz = clock_frequency / 1000;
			dev_warn(&pdev->dev,
				 "Deprecated usage of the 'clock-frequency' property, please update to 'opencores,ip-clock-frequency'\n");
		} else {
			i2c->ip_clock_khz = val / 1000;
			if (clock_frequency_present)
				i2c->bus_clock_khz = clock_frequency / 1000;
559
		}
560 561
	}

562 563
	of_property_read_u32(pdev->dev.of_node, "reg-io-width",
				&i2c->reg_io_width);
564 565

	match = of_match_node(ocores_i2c_match, pdev->dev.of_node);
566
	if (match && (long)match->data == TYPE_GRLIB) {
567 568 569 570 571
		dev_dbg(&pdev->dev, "GRLIB variant of i2c-ocores\n");
		i2c->setreg = oc_setreg_grlib;
		i2c->getreg = oc_getreg_grlib;
	}

572 573 574 575 576
	return 0;
}
#else
#define ocores_i2c_of_probe(pdev,i2c) -ENODEV
#endif
577

578
static int ocores_i2c_probe(struct platform_device *pdev)
579 580 581
{
	struct ocores_i2c *i2c;
	struct ocores_i2c_platform_data *pdata;
582 583
	struct resource *res;
	int irq;
584
	int ret;
585
	int i;
586

587
	i2c = devm_kzalloc(&pdev->dev, sizeof(*i2c), GFP_KERNEL);
588 589 590
	if (!i2c)
		return -ENOMEM;

591 592
	spin_lock_init(&i2c->process_lock);

593
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
594 595 596
	i2c->base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(i2c->base))
		return PTR_ERR(i2c->base);
597

Jingoo Han's avatar
Jingoo Han committed
598
	pdata = dev_get_platdata(&pdev->dev);
599
	if (pdata) {
600
		i2c->reg_shift = pdata->reg_shift;
601
		i2c->reg_io_width = pdata->reg_io_width;
602 603
		i2c->ip_clock_khz = pdata->clock_khz;
		i2c->bus_clock_khz = 100;
604 605 606 607 608 609
	} else {
		ret = ocores_i2c_of_probe(pdev, i2c);
		if (ret)
			return ret;
	}

610 611 612
	if (i2c->reg_io_width == 0)
		i2c->reg_io_width = 1; /* Set to default value */

613
	if (!i2c->setreg || !i2c->getreg) {
614 615 616
		bool be = pdata ? pdata->big_endian :
			of_device_is_big_endian(pdev->dev.of_node);

617 618 619 620 621 622 623
		switch (i2c->reg_io_width) {
		case 1:
			i2c->setreg = oc_setreg_8;
			i2c->getreg = oc_getreg_8;
			break;

		case 2:
624 625
			i2c->setreg = be ? oc_setreg_16be : oc_setreg_16;
			i2c->getreg = be ? oc_getreg_16be : oc_getreg_16;
626 627 628
			break;

		case 4:
629 630
			i2c->setreg = be ? oc_setreg_32be : oc_setreg_32;
			i2c->getreg = be ? oc_getreg_32be : oc_getreg_32;
631 632 633 634 635
			break;

		default:
			dev_err(&pdev->dev, "Unsupported I/O width (%d)\n",
				i2c->reg_io_width);
636 637
			ret = -EINVAL;
			goto err_clk;
638 639 640
		}
	}

641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659
	init_waitqueue_head(&i2c->wait);

	irq = platform_get_irq(pdev, 0);
	if (irq == -ENXIO) {
		i2c->flags |= OCORES_FLAG_POLL;
	} else {
		if (irq < 0)
			return irq;
	}

	if (!(i2c->flags & OCORES_FLAG_POLL)) {
		ret = devm_request_irq(&pdev->dev, irq, ocores_isr, 0,
				       pdev->name, i2c);
		if (ret) {
			dev_err(&pdev->dev, "Cannot claim IRQ\n");
			goto err_clk;
		}
	}

660 661
	ret = ocores_init(&pdev->dev, i2c);
	if (ret)
662
		goto err_clk;
663 664 665 666 667 668

	/* hook up driver to tree */
	platform_set_drvdata(pdev, i2c);
	i2c->adap = ocores_adapter;
	i2c_set_adapdata(&i2c->adap, i2c);
	i2c->adap.dev.parent = &pdev->dev;
669
	i2c->adap.dev.of_node = pdev->dev.of_node;
670 671 672

	/* add i2c adapter to i2c tree */
	ret = i2c_add_adapter(&i2c->adap);
673
	if (ret)
674
		goto err_clk;
675

676
	/* add in known devices to the bus */
677 678 679 680
	if (pdata) {
		for (i = 0; i < pdata->num_devices; i++)
			i2c_new_device(&i2c->adap, pdata->devices + i);
	}
681

682
	return 0;
683 684 685 686

err_clk:
	clk_disable_unprepare(i2c->clk);
	return ret;
687 688
}

689
static int ocores_i2c_remove(struct platform_device *pdev)
690 691 692 693 694 695 696 697 698 699
{
	struct ocores_i2c *i2c = platform_get_drvdata(pdev);

	/* disable i2c logic */
	oc_setreg(i2c, OCI2C_CONTROL, oc_getreg(i2c, OCI2C_CONTROL)
		  & ~(OCI2C_CTRL_EN|OCI2C_CTRL_IEN));

	/* remove adapter & data */
	i2c_del_adapter(&i2c->adap);

700 701 702
	if (!IS_ERR(i2c->clk))
		clk_disable_unprepare(i2c->clk);

703 704 705
	return 0;
}

706
#ifdef CONFIG_PM_SLEEP
707
static int ocores_i2c_suspend(struct device *dev)
Manuel Lauss's avatar
Manuel Lauss committed
708
{
709
	struct ocores_i2c *i2c = dev_get_drvdata(dev);
Manuel Lauss's avatar
Manuel Lauss committed
710 711 712 713 714
	u8 ctrl = oc_getreg(i2c, OCI2C_CONTROL);

	/* make sure the device is disabled */
	oc_setreg(i2c, OCI2C_CONTROL, ctrl & ~(OCI2C_CTRL_EN|OCI2C_CTRL_IEN));

715 716
	if (!IS_ERR(i2c->clk))
		clk_disable_unprepare(i2c->clk);
Manuel Lauss's avatar
Manuel Lauss committed
717 718 719
	return 0;
}

720
static int ocores_i2c_resume(struct device *dev)
Manuel Lauss's avatar
Manuel Lauss committed
721
{
722
	struct ocores_i2c *i2c = dev_get_drvdata(dev);
Manuel Lauss's avatar
Manuel Lauss committed
723

724
	if (!IS_ERR(i2c->clk)) {
725
		unsigned long rate;
726 727 728 729 730 731 732
		int ret = clk_prepare_enable(i2c->clk);

		if (ret) {
			dev_err(dev,
				"clk_prepare_enable failed: %d\n", ret);
			return ret;
		}
733 734 735
		rate = clk_get_rate(i2c->clk) / 1000;
		if (rate)
			i2c->ip_clock_khz = rate;
736
	}
737
	return ocores_init(dev, i2c);
Manuel Lauss's avatar
Manuel Lauss committed
738
}
739 740 741

static SIMPLE_DEV_PM_OPS(ocores_i2c_pm, ocores_i2c_suspend, ocores_i2c_resume);
#define OCORES_I2C_PM	(&ocores_i2c_pm)
Manuel Lauss's avatar
Manuel Lauss committed
742
#else
743
#define OCORES_I2C_PM	NULL
Manuel Lauss's avatar
Manuel Lauss committed
744 745
#endif

746
static struct platform_driver ocores_i2c_driver = {
Manuel Lauss's avatar
Manuel Lauss committed
747
	.probe   = ocores_i2c_probe,
748
	.remove  = ocores_i2c_remove,
Manuel Lauss's avatar
Manuel Lauss committed
749
	.driver  = {
750
		.name = "ocores-i2c",
751
		.of_match_table = ocores_i2c_match,
752
		.pm = OCORES_I2C_PM,
753 754 755
	},
};

756
module_platform_driver(ocores_i2c_driver);
757

758
MODULE_AUTHOR("Peter Korsgaard <peter@korsgaard.com>");
759 760
MODULE_DESCRIPTION("OpenCores I2C bus driver");
MODULE_LICENSE("GPL");
761
MODULE_ALIAS("platform:ocores-i2c");