venc.c 24.9 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0-only
2 3
/*
 * Copyright (C) 2009 Nokia Corporation
4
 * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
 *
 * VENC settings from TI's DSS driver
 */

#define DSS_SUBSYS_NAME "VENC"

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/completion.h>
#include <linux/delay.h>
#include <linux/string.h>
#include <linux/seq_file.h>
#include <linux/platform_device.h>
#include <linux/regulator/consumer.h>
22
#include <linux/pm_runtime.h>
23
#include <linux/of.h>
24
#include <linux/of_graph.h>
25
#include <linux/component.h>
26
#include <linux/sys_soc.h>
27

28 29
#include <drm/drm_bridge.h>

30
#include "omapdss.h"
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253
#include "dss.h"

/* Venc registers */
#define VENC_REV_ID				0x00
#define VENC_STATUS				0x04
#define VENC_F_CONTROL				0x08
#define VENC_VIDOUT_CTRL			0x10
#define VENC_SYNC_CTRL				0x14
#define VENC_LLEN				0x1C
#define VENC_FLENS				0x20
#define VENC_HFLTR_CTRL				0x24
#define VENC_CC_CARR_WSS_CARR			0x28
#define VENC_C_PHASE				0x2C
#define VENC_GAIN_U				0x30
#define VENC_GAIN_V				0x34
#define VENC_GAIN_Y				0x38
#define VENC_BLACK_LEVEL			0x3C
#define VENC_BLANK_LEVEL			0x40
#define VENC_X_COLOR				0x44
#define VENC_M_CONTROL				0x48
#define VENC_BSTAMP_WSS_DATA			0x4C
#define VENC_S_CARR				0x50
#define VENC_LINE21				0x54
#define VENC_LN_SEL				0x58
#define VENC_L21__WC_CTL			0x5C
#define VENC_HTRIGGER_VTRIGGER			0x60
#define VENC_SAVID__EAVID			0x64
#define VENC_FLEN__FAL				0x68
#define VENC_LAL__PHASE_RESET			0x6C
#define VENC_HS_INT_START_STOP_X		0x70
#define VENC_HS_EXT_START_STOP_X		0x74
#define VENC_VS_INT_START_X			0x78
#define VENC_VS_INT_STOP_X__VS_INT_START_Y	0x7C
#define VENC_VS_INT_STOP_Y__VS_EXT_START_X	0x80
#define VENC_VS_EXT_STOP_X__VS_EXT_START_Y	0x84
#define VENC_VS_EXT_STOP_Y			0x88
#define VENC_AVID_START_STOP_X			0x90
#define VENC_AVID_START_STOP_Y			0x94
#define VENC_FID_INT_START_X__FID_INT_START_Y	0xA0
#define VENC_FID_INT_OFFSET_Y__FID_EXT_START_X	0xA4
#define VENC_FID_EXT_START_Y__FID_EXT_OFFSET_Y	0xA8
#define VENC_TVDETGP_INT_START_STOP_X		0xB0
#define VENC_TVDETGP_INT_START_STOP_Y		0xB4
#define VENC_GEN_CTRL				0xB8
#define VENC_OUTPUT_CONTROL			0xC4
#define VENC_OUTPUT_TEST			0xC8
#define VENC_DAC_B__DAC_C			0xC8

struct venc_config {
	u32 f_control;
	u32 vidout_ctrl;
	u32 sync_ctrl;
	u32 llen;
	u32 flens;
	u32 hfltr_ctrl;
	u32 cc_carr_wss_carr;
	u32 c_phase;
	u32 gain_u;
	u32 gain_v;
	u32 gain_y;
	u32 black_level;
	u32 blank_level;
	u32 x_color;
	u32 m_control;
	u32 bstamp_wss_data;
	u32 s_carr;
	u32 line21;
	u32 ln_sel;
	u32 l21__wc_ctl;
	u32 htrigger_vtrigger;
	u32 savid__eavid;
	u32 flen__fal;
	u32 lal__phase_reset;
	u32 hs_int_start_stop_x;
	u32 hs_ext_start_stop_x;
	u32 vs_int_start_x;
	u32 vs_int_stop_x__vs_int_start_y;
	u32 vs_int_stop_y__vs_ext_start_x;
	u32 vs_ext_stop_x__vs_ext_start_y;
	u32 vs_ext_stop_y;
	u32 avid_start_stop_x;
	u32 avid_start_stop_y;
	u32 fid_int_start_x__fid_int_start_y;
	u32 fid_int_offset_y__fid_ext_start_x;
	u32 fid_ext_start_y__fid_ext_offset_y;
	u32 tvdetgp_int_start_stop_x;
	u32 tvdetgp_int_start_stop_y;
	u32 gen_ctrl;
};

/* from TRM */
static const struct venc_config venc_config_pal_trm = {
	.f_control				= 0,
	.vidout_ctrl				= 1,
	.sync_ctrl				= 0x40,
	.llen					= 0x35F, /* 863 */
	.flens					= 0x270, /* 624 */
	.hfltr_ctrl				= 0,
	.cc_carr_wss_carr			= 0x2F7225ED,
	.c_phase				= 0,
	.gain_u					= 0x111,
	.gain_v					= 0x181,
	.gain_y					= 0x140,
	.black_level				= 0x3B,
	.blank_level				= 0x3B,
	.x_color				= 0x7,
	.m_control				= 0x2,
	.bstamp_wss_data			= 0x3F,
	.s_carr					= 0x2A098ACB,
	.line21					= 0,
	.ln_sel					= 0x01290015,
	.l21__wc_ctl				= 0x0000F603,
	.htrigger_vtrigger			= 0,

	.savid__eavid				= 0x06A70108,
	.flen__fal				= 0x00180270,
	.lal__phase_reset			= 0x00040135,
	.hs_int_start_stop_x			= 0x00880358,
	.hs_ext_start_stop_x			= 0x000F035F,
	.vs_int_start_x				= 0x01A70000,
	.vs_int_stop_x__vs_int_start_y		= 0x000001A7,
	.vs_int_stop_y__vs_ext_start_x		= 0x01AF0000,
	.vs_ext_stop_x__vs_ext_start_y		= 0x000101AF,
	.vs_ext_stop_y				= 0x00000025,
	.avid_start_stop_x			= 0x03530083,
	.avid_start_stop_y			= 0x026C002E,
	.fid_int_start_x__fid_int_start_y	= 0x0001008A,
	.fid_int_offset_y__fid_ext_start_x	= 0x002E0138,
	.fid_ext_start_y__fid_ext_offset_y	= 0x01380001,

	.tvdetgp_int_start_stop_x		= 0x00140001,
	.tvdetgp_int_start_stop_y		= 0x00010001,
	.gen_ctrl				= 0x00FF0000,
};

/* from TRM */
static const struct venc_config venc_config_ntsc_trm = {
	.f_control				= 0,
	.vidout_ctrl				= 1,
	.sync_ctrl				= 0x8040,
	.llen					= 0x359,
	.flens					= 0x20C,
	.hfltr_ctrl				= 0,
	.cc_carr_wss_carr			= 0x043F2631,
	.c_phase				= 0,
	.gain_u					= 0x102,
	.gain_v					= 0x16C,
	.gain_y					= 0x12F,
	.black_level				= 0x43,
	.blank_level				= 0x38,
	.x_color				= 0x7,
	.m_control				= 0x1,
	.bstamp_wss_data			= 0x38,
	.s_carr					= 0x21F07C1F,
	.line21					= 0,
	.ln_sel					= 0x01310011,
	.l21__wc_ctl				= 0x0000F003,
	.htrigger_vtrigger			= 0,

	.savid__eavid				= 0x069300F4,
	.flen__fal				= 0x0016020C,
	.lal__phase_reset			= 0x00060107,
	.hs_int_start_stop_x			= 0x008E0350,
	.hs_ext_start_stop_x			= 0x000F0359,
	.vs_int_start_x				= 0x01A00000,
	.vs_int_stop_x__vs_int_start_y		= 0x020701A0,
	.vs_int_stop_y__vs_ext_start_x		= 0x01AC0024,
	.vs_ext_stop_x__vs_ext_start_y		= 0x020D01AC,
	.vs_ext_stop_y				= 0x00000006,
	.avid_start_stop_x			= 0x03480078,
	.avid_start_stop_y			= 0x02060024,
	.fid_int_start_x__fid_int_start_y	= 0x0001008A,
	.fid_int_offset_y__fid_ext_start_x	= 0x01AC0106,
	.fid_ext_start_y__fid_ext_offset_y	= 0x01060006,

	.tvdetgp_int_start_stop_x		= 0x00140001,
	.tvdetgp_int_start_stop_y		= 0x00010001,
	.gen_ctrl				= 0x00F90000,
};

static const struct venc_config venc_config_pal_bdghi = {
	.f_control				= 0,
	.vidout_ctrl				= 0,
	.sync_ctrl				= 0,
	.hfltr_ctrl				= 0,
	.x_color				= 0,
	.line21					= 0,
	.ln_sel					= 21,
	.htrigger_vtrigger			= 0,
	.tvdetgp_int_start_stop_x		= 0x00140001,
	.tvdetgp_int_start_stop_y		= 0x00010001,
	.gen_ctrl				= 0x00FB0000,

	.llen					= 864-1,
	.flens					= 625-1,
	.cc_carr_wss_carr			= 0x2F7625ED,
	.c_phase				= 0xDF,
	.gain_u					= 0x111,
	.gain_v					= 0x181,
	.gain_y					= 0x140,
	.black_level				= 0x3e,
	.blank_level				= 0x3e,
	.m_control				= 0<<2 | 1<<1,
	.bstamp_wss_data			= 0x42,
	.s_carr					= 0x2a098acb,
	.l21__wc_ctl				= 0<<13 | 0x16<<8 | 0<<0,
	.savid__eavid				= 0x06A70108,
	.flen__fal				= 23<<16 | 624<<0,
	.lal__phase_reset			= 2<<17 | 310<<0,
	.hs_int_start_stop_x			= 0x00920358,
	.hs_ext_start_stop_x			= 0x000F035F,
	.vs_int_start_x				= 0x1a7<<16,
	.vs_int_stop_x__vs_int_start_y		= 0x000601A7,
	.vs_int_stop_y__vs_ext_start_x		= 0x01AF0036,
	.vs_ext_stop_x__vs_ext_start_y		= 0x27101af,
	.vs_ext_stop_y				= 0x05,
	.avid_start_stop_x			= 0x03530082,
	.avid_start_stop_y			= 0x0270002E,
	.fid_int_start_x__fid_int_start_y	= 0x0005008A,
	.fid_int_offset_y__fid_ext_start_x	= 0x002E0138,
	.fid_ext_start_y__fid_ext_offset_y	= 0x01380005,
};

254 255 256 257 258 259
enum venc_videomode {
	VENC_MODE_UNKNOWN,
	VENC_MODE_PAL,
	VENC_MODE_NTSC,
};

260 261 262 263 264 265 266 267 268 269 270 271 272
static const struct drm_display_mode omap_dss_pal_mode = {
	.hdisplay	= 720,
	.hsync_start	= 732,
	.hsync_end	= 796,
	.htotal		= 864,
	.vdisplay	= 574,
	.vsync_start	= 579,
	.vsync_end	= 584,
	.vtotal		= 625,
	.clock		= 13500,

	.flags		= DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_NHSYNC |
			  DRM_MODE_FLAG_NVSYNC,
273 274
};

275 276 277 278 279 280 281 282 283 284 285 286 287
static const struct drm_display_mode omap_dss_ntsc_mode = {
	.hdisplay	= 720,
	.hsync_start	= 736,
	.hsync_end	= 800,
	.htotal		= 858,
	.vdisplay	= 482,
	.vsync_start	= 488,
	.vsync_end	= 494,
	.vtotal		= 525,
	.clock		= 13500,

	.flags		= DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_NHSYNC |
			  DRM_MODE_FLAG_NVSYNC,
288 289
};

290
struct venc_device {
291
	struct platform_device *pdev;
292 293
	void __iomem *base;
	struct regulator *vdda_dac_reg;
294
	struct dss_device *dss;
295

296 297
	struct dss_debugfs_entry *debugfs;

298
	struct clk	*tv_dac_clk;
299

300
	const struct venc_config *config;
301
	enum omap_dss_venc_type type;
302
	bool invert_polarity;
303
	bool requires_tv_dac_clk;
304

305
	struct omap_dss_device output;
306
	struct drm_bridge bridge;
307 308 309
};

#define dssdev_to_venc(dssdev) container_of(dssdev, struct venc_device, output)
310
#define drm_bridge_to_venc(b) container_of(b, struct venc_device, bridge)
311

312
static inline void venc_write_reg(struct venc_device *venc, int idx, u32 val)
313
{
314
	__raw_writel(val, venc->base + idx);
315 316
}

317
static inline u32 venc_read_reg(struct venc_device *venc, int idx)
318
{
319
	u32 l = __raw_readl(venc->base + idx);
320 321 322
	return l;
}

323 324
static void venc_write_config(struct venc_device *venc,
			      const struct venc_config *config)
325 326 327
{
	DSSDBG("write venc conf\n");

328 329 330 331 332 333 334 335 336 337
	venc_write_reg(venc, VENC_LLEN, config->llen);
	venc_write_reg(venc, VENC_FLENS, config->flens);
	venc_write_reg(venc, VENC_CC_CARR_WSS_CARR, config->cc_carr_wss_carr);
	venc_write_reg(venc, VENC_C_PHASE, config->c_phase);
	venc_write_reg(venc, VENC_GAIN_U, config->gain_u);
	venc_write_reg(venc, VENC_GAIN_V, config->gain_v);
	venc_write_reg(venc, VENC_GAIN_Y, config->gain_y);
	venc_write_reg(venc, VENC_BLACK_LEVEL, config->black_level);
	venc_write_reg(venc, VENC_BLANK_LEVEL, config->blank_level);
	venc_write_reg(venc, VENC_M_CONTROL, config->m_control);
338
	venc_write_reg(venc, VENC_BSTAMP_WSS_DATA, config->bstamp_wss_data);
339 340 341 342 343 344 345 346 347 348 349
	venc_write_reg(venc, VENC_S_CARR, config->s_carr);
	venc_write_reg(venc, VENC_L21__WC_CTL, config->l21__wc_ctl);
	venc_write_reg(venc, VENC_SAVID__EAVID, config->savid__eavid);
	venc_write_reg(venc, VENC_FLEN__FAL, config->flen__fal);
	venc_write_reg(venc, VENC_LAL__PHASE_RESET, config->lal__phase_reset);
	venc_write_reg(venc, VENC_HS_INT_START_STOP_X,
		       config->hs_int_start_stop_x);
	venc_write_reg(venc, VENC_HS_EXT_START_STOP_X,
		       config->hs_ext_start_stop_x);
	venc_write_reg(venc, VENC_VS_INT_START_X, config->vs_int_start_x);
	venc_write_reg(venc, VENC_VS_INT_STOP_X__VS_INT_START_Y,
350
		       config->vs_int_stop_x__vs_int_start_y);
351
	venc_write_reg(venc, VENC_VS_INT_STOP_Y__VS_EXT_START_X,
352
		       config->vs_int_stop_y__vs_ext_start_x);
353
	venc_write_reg(venc, VENC_VS_EXT_STOP_X__VS_EXT_START_Y,
354
		       config->vs_ext_stop_x__vs_ext_start_y);
355 356 357 358
	venc_write_reg(venc, VENC_VS_EXT_STOP_Y, config->vs_ext_stop_y);
	venc_write_reg(venc, VENC_AVID_START_STOP_X, config->avid_start_stop_x);
	venc_write_reg(venc, VENC_AVID_START_STOP_Y, config->avid_start_stop_y);
	venc_write_reg(venc, VENC_FID_INT_START_X__FID_INT_START_Y,
359
		       config->fid_int_start_x__fid_int_start_y);
360
	venc_write_reg(venc, VENC_FID_INT_OFFSET_Y__FID_EXT_START_X,
361
		       config->fid_int_offset_y__fid_ext_start_x);
362
	venc_write_reg(venc, VENC_FID_EXT_START_Y__FID_EXT_OFFSET_Y,
363 364
		       config->fid_ext_start_y__fid_ext_offset_y);

365 366 367 368 369 370 371 372 373
	venc_write_reg(venc, VENC_DAC_B__DAC_C,
		       venc_read_reg(venc, VENC_DAC_B__DAC_C));
	venc_write_reg(venc, VENC_VIDOUT_CTRL, config->vidout_ctrl);
	venc_write_reg(venc, VENC_HFLTR_CTRL, config->hfltr_ctrl);
	venc_write_reg(venc, VENC_X_COLOR, config->x_color);
	venc_write_reg(venc, VENC_LINE21, config->line21);
	venc_write_reg(venc, VENC_LN_SEL, config->ln_sel);
	venc_write_reg(venc, VENC_HTRIGGER_VTRIGGER, config->htrigger_vtrigger);
	venc_write_reg(venc, VENC_TVDETGP_INT_START_STOP_X,
374
		       config->tvdetgp_int_start_stop_x);
375
	venc_write_reg(venc, VENC_TVDETGP_INT_START_STOP_Y,
376
		       config->tvdetgp_int_start_stop_y);
377 378 379
	venc_write_reg(venc, VENC_GEN_CTRL, config->gen_ctrl);
	venc_write_reg(venc, VENC_F_CONTROL, config->f_control);
	venc_write_reg(venc, VENC_SYNC_CTRL, config->sync_ctrl);
380 381
}

382
static void venc_reset(struct venc_device *venc)
383 384 385
{
	int t = 1000;

386 387
	venc_write_reg(venc, VENC_F_CONTROL, 1<<8);
	while (venc_read_reg(venc, VENC_F_CONTROL) & (1<<8)) {
388 389 390 391 392 393
		if (--t == 0) {
			DSSERR("Failed to reset venc\n");
			return;
		}
	}

394
#ifdef CONFIG_OMAP2_DSS_SLEEP_AFTER_VENC_RESET
395
	/* the magical sleep that makes things work */
396
	/* XXX more info? What bug this circumvents? */
397
	msleep(20);
398
#endif
399 400
}

401
static int venc_runtime_get(struct venc_device *venc)
402
{
403 404 405 406
	int r;

	DSSDBG("venc_runtime_get\n");

407
	r = pm_runtime_get_sync(&venc->pdev->dev);
408 409 410 411
	WARN_ON(r < 0);
	return r < 0 ? r : 0;
}

412
static void venc_runtime_put(struct venc_device *venc)
413 414 415 416 417
{
	int r;

	DSSDBG("venc_runtime_put\n");

418
	r = pm_runtime_put_sync(&venc->pdev->dev);
419
	WARN_ON(r < 0 && r != -ENOSYS);
420 421
}

422
static int venc_power_on(struct venc_device *venc)
423 424
{
	u32 l;
425
	int r;
426

427
	r = venc_runtime_get(venc);
428 429 430
	if (r)
		goto err0;

431
	venc_reset(venc);
432
	venc_write_config(venc, venc->config);
433

434 435
	dss_set_venc_output(venc->dss, venc->type);
	dss_set_dac_pwrdn_bgz(venc->dss, 1);
436 437 438

	l = 0;

439
	if (venc->type == OMAP_DSS_VENC_TYPE_COMPOSITE)
440 441 442 443
		l |= 1 << 1;
	else /* S-Video */
		l |= (1 << 0) | (1 << 2);

444
	if (venc->invert_polarity == false)
445 446
		l |= 1 << 3;

447
	venc_write_reg(venc, VENC_OUTPUT_CONTROL, l);
448

449
	r = regulator_enable(venc->vdda_dac_reg);
450
	if (r)
451
		goto err1;
452

453
	r = dss_mgr_enable(&venc->output);
454
	if (r)
455
		goto err2;
456 457 458

	return 0;

459
err2:
460
	regulator_disable(venc->vdda_dac_reg);
461
err1:
462 463
	venc_write_reg(venc, VENC_OUTPUT_CONTROL, 0);
	dss_set_dac_pwrdn_bgz(venc->dss, 0);
464

465
	venc_runtime_put(venc);
466
err0:
467
	return r;
468 469
}

470
static void venc_power_off(struct venc_device *venc)
471
{
472 473
	venc_write_reg(venc, VENC_OUTPUT_CONTROL, 0);
	dss_set_dac_pwrdn_bgz(venc->dss, 0);
474

475
	dss_mgr_disable(&venc->output);
476

477
	regulator_disable(venc->vdda_dac_reg);
478

479
	venc_runtime_put(venc);
480 481
}

482 483
static int venc_get_modes(struct omap_dss_device *dssdev,
			  struct drm_connector *connector)
484
{
485 486 487
	static const struct drm_display_mode *modes[] = {
		&omap_dss_pal_mode,
		&omap_dss_ntsc_mode,
488 489
	};
	unsigned int i;
490

491 492
	for (i = 0; i < ARRAY_SIZE(modes); ++i) {
		struct drm_display_mode *mode;
493

494
		mode = drm_mode_duplicate(connector->dev, modes[i]);
495 496 497 498 499 500 501 502 503
		if (!mode)
			return i;

		mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
		drm_mode_set_name(mode);
		drm_mode_probed_add(connector, mode);
	}

	return ARRAY_SIZE(modes);
504 505
}

506
static enum venc_videomode venc_get_videomode(const struct drm_display_mode *mode)
507
{
508
	if (!(mode->flags & DRM_MODE_FLAG_INTERLACE))
509 510
		return VENC_MODE_UNKNOWN;

511 512 513
	if (mode->clock == omap_dss_pal_mode.clock &&
	    mode->hdisplay == omap_dss_pal_mode.hdisplay &&
	    mode->vdisplay == omap_dss_pal_mode.vdisplay)
514 515
		return VENC_MODE_PAL;

516 517 518
	if (mode->clock == omap_dss_ntsc_mode.clock &&
	    mode->hdisplay == omap_dss_ntsc_mode.hdisplay &&
	    mode->vdisplay == omap_dss_ntsc_mode.vdisplay)
519 520 521 522 523
		return VENC_MODE_NTSC;

	return VENC_MODE_UNKNOWN;
}

524
static int venc_dump_regs(struct seq_file *s, void *p)
525
{
526 527 528 529
	struct venc_device *venc = s->private;

#define DUMPREG(venc, r) \
	seq_printf(s, "%-35s %08x\n", #r, venc_read_reg(venc, r))
530

531
	if (venc_runtime_get(venc))
532
		return 0;
533

534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576
	DUMPREG(venc, VENC_F_CONTROL);
	DUMPREG(venc, VENC_VIDOUT_CTRL);
	DUMPREG(venc, VENC_SYNC_CTRL);
	DUMPREG(venc, VENC_LLEN);
	DUMPREG(venc, VENC_FLENS);
	DUMPREG(venc, VENC_HFLTR_CTRL);
	DUMPREG(venc, VENC_CC_CARR_WSS_CARR);
	DUMPREG(venc, VENC_C_PHASE);
	DUMPREG(venc, VENC_GAIN_U);
	DUMPREG(venc, VENC_GAIN_V);
	DUMPREG(venc, VENC_GAIN_Y);
	DUMPREG(venc, VENC_BLACK_LEVEL);
	DUMPREG(venc, VENC_BLANK_LEVEL);
	DUMPREG(venc, VENC_X_COLOR);
	DUMPREG(venc, VENC_M_CONTROL);
	DUMPREG(venc, VENC_BSTAMP_WSS_DATA);
	DUMPREG(venc, VENC_S_CARR);
	DUMPREG(venc, VENC_LINE21);
	DUMPREG(venc, VENC_LN_SEL);
	DUMPREG(venc, VENC_L21__WC_CTL);
	DUMPREG(venc, VENC_HTRIGGER_VTRIGGER);
	DUMPREG(venc, VENC_SAVID__EAVID);
	DUMPREG(venc, VENC_FLEN__FAL);
	DUMPREG(venc, VENC_LAL__PHASE_RESET);
	DUMPREG(venc, VENC_HS_INT_START_STOP_X);
	DUMPREG(venc, VENC_HS_EXT_START_STOP_X);
	DUMPREG(venc, VENC_VS_INT_START_X);
	DUMPREG(venc, VENC_VS_INT_STOP_X__VS_INT_START_Y);
	DUMPREG(venc, VENC_VS_INT_STOP_Y__VS_EXT_START_X);
	DUMPREG(venc, VENC_VS_EXT_STOP_X__VS_EXT_START_Y);
	DUMPREG(venc, VENC_VS_EXT_STOP_Y);
	DUMPREG(venc, VENC_AVID_START_STOP_X);
	DUMPREG(venc, VENC_AVID_START_STOP_Y);
	DUMPREG(venc, VENC_FID_INT_START_X__FID_INT_START_Y);
	DUMPREG(venc, VENC_FID_INT_OFFSET_Y__FID_EXT_START_X);
	DUMPREG(venc, VENC_FID_EXT_START_Y__FID_EXT_OFFSET_Y);
	DUMPREG(venc, VENC_TVDETGP_INT_START_STOP_X);
	DUMPREG(venc, VENC_TVDETGP_INT_START_STOP_Y);
	DUMPREG(venc, VENC_GEN_CTRL);
	DUMPREG(venc, VENC_OUTPUT_CONTROL);
	DUMPREG(venc, VENC_OUTPUT_TEST);

	venc_runtime_put(venc);
577 578

#undef DUMPREG
579
	return 0;
580
}
581

582
static int venc_get_clocks(struct venc_device *venc)
583 584 585
{
	struct clk *clk;

586 587
	if (venc->requires_tv_dac_clk) {
		clk = devm_clk_get(&venc->pdev->dev, "tv_dac_clk");
588 589 590 591 592 593 594 595
		if (IS_ERR(clk)) {
			DSSERR("can't get tv_dac_clk\n");
			return PTR_ERR(clk);
		}
	} else {
		clk = NULL;
	}

596
	venc->tv_dac_clk = clk;
597 598 599 600

	return 0;
}

601 602
static int venc_connect(struct omap_dss_device *src,
			struct omap_dss_device *dst)
Tomi Valkeinen's avatar
Tomi Valkeinen committed
603
{
604
	return omapdss_device_connect(dst->dss, dst, dst->next);
Tomi Valkeinen's avatar
Tomi Valkeinen committed
605 606
}

607 608
static void venc_disconnect(struct omap_dss_device *src,
			    struct omap_dss_device *dst)
Tomi Valkeinen's avatar
Tomi Valkeinen committed
609
{
610
	omapdss_device_disconnect(dst, dst->next);
Tomi Valkeinen's avatar
Tomi Valkeinen committed
611 612
}

613
static const struct omap_dss_device_ops venc_ops = {
Tomi Valkeinen's avatar
Tomi Valkeinen committed
614 615 616
	.connect = venc_connect,
	.disconnect = venc_disconnect,

617 618
	.get_modes = venc_get_modes,
};
Tomi Valkeinen's avatar
Tomi Valkeinen committed
619

620 621 622
/* -----------------------------------------------------------------------------
 * DRM Bridge Operations
 */
623

624 625 626 627 628
static int venc_bridge_attach(struct drm_bridge *bridge,
			      enum drm_bridge_attach_flags flags)
{
	struct venc_device *venc = drm_bridge_to_venc(bridge);

629 630
	if (!(flags & DRM_BRIDGE_ATTACH_NO_CONNECTOR))
		return -EINVAL;
631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744

	return drm_bridge_attach(bridge->encoder, venc->output.next_bridge,
				 bridge, flags);
}

static enum drm_mode_status
venc_bridge_mode_valid(struct drm_bridge *bridge,
		       const struct drm_display_mode *mode)
{
	switch (venc_get_videomode(mode)) {
	case VENC_MODE_PAL:
	case VENC_MODE_NTSC:
		return MODE_OK;

	default:
		return MODE_BAD;
	}
}

static bool venc_bridge_mode_fixup(struct drm_bridge *bridge,
				   const struct drm_display_mode *mode,
				   struct drm_display_mode *adjusted_mode)
{
	const struct drm_display_mode *venc_mode;

	switch (venc_get_videomode(adjusted_mode)) {
	case VENC_MODE_PAL:
		venc_mode = &omap_dss_pal_mode;
		break;

	case VENC_MODE_NTSC:
		venc_mode = &omap_dss_ntsc_mode;
		break;

	default:
		return false;
	}

	drm_mode_copy(adjusted_mode, venc_mode);
	drm_mode_set_crtcinfo(adjusted_mode, CRTC_INTERLACE_HALVE_V);
	drm_mode_set_name(adjusted_mode);

	return true;
}

static void venc_bridge_mode_set(struct drm_bridge *bridge,
				 const struct drm_display_mode *mode,
				 const struct drm_display_mode *adjusted_mode)
{
	struct venc_device *venc = drm_bridge_to_venc(bridge);
	enum venc_videomode venc_mode = venc_get_videomode(adjusted_mode);

	switch (venc_mode) {
	default:
		WARN_ON_ONCE(1);
		/* Fall-through */
	case VENC_MODE_PAL:
		venc->config = &venc_config_pal_trm;
		break;

	case VENC_MODE_NTSC:
		venc->config = &venc_config_ntsc_trm;
		break;
	}

	dispc_set_tv_pclk(venc->dss->dispc, 13500000);
}

static void venc_bridge_enable(struct drm_bridge *bridge)
{
	struct venc_device *venc = drm_bridge_to_venc(bridge);

	venc_power_on(venc);
}

static void venc_bridge_disable(struct drm_bridge *bridge)
{
	struct venc_device *venc = drm_bridge_to_venc(bridge);

	venc_power_off(venc);
}

static int venc_bridge_get_modes(struct drm_bridge *bridge,
				 struct drm_connector *connector)
{
	static const struct drm_display_mode *modes[] = {
		&omap_dss_pal_mode,
		&omap_dss_ntsc_mode,
	};
	unsigned int i;

	for (i = 0; i < ARRAY_SIZE(modes); ++i) {
		struct drm_display_mode *mode;

		mode = drm_mode_duplicate(connector->dev, modes[i]);
		if (!mode)
			return i;

		mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
		drm_mode_set_name(mode);
		drm_mode_probed_add(connector, mode);
	}

	return ARRAY_SIZE(modes);
}

static const struct drm_bridge_funcs venc_bridge_funcs = {
	.attach = venc_bridge_attach,
	.mode_valid = venc_bridge_mode_valid,
	.mode_fixup = venc_bridge_mode_fixup,
	.mode_set = venc_bridge_mode_set,
	.enable = venc_bridge_enable,
	.disable = venc_bridge_disable,
	.get_modes = venc_bridge_get_modes,
Tomi Valkeinen's avatar
Tomi Valkeinen committed
745 746
};

747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762
static void venc_bridge_init(struct venc_device *venc)
{
	venc->bridge.funcs = &venc_bridge_funcs;
	venc->bridge.of_node = venc->pdev->dev.of_node;
	venc->bridge.ops = DRM_BRIDGE_OP_MODES;
	venc->bridge.type = DRM_MODE_CONNECTOR_SVIDEO;
	venc->bridge.interlace_allowed = true;

	drm_bridge_add(&venc->bridge);
}

static void venc_bridge_cleanup(struct venc_device *venc)
{
	drm_bridge_remove(&venc->bridge);
}

763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806
/* -----------------------------------------------------------------------------
 * Component Bind & Unbind
 */

static int venc_bind(struct device *dev, struct device *master, void *data)
{
	struct dss_device *dss = dss_get_device(master);
	struct venc_device *venc = dev_get_drvdata(dev);
	u8 rev_id;
	int r;

	venc->dss = dss;

	r = venc_runtime_get(venc);
	if (r)
		return r;

	rev_id = (u8)(venc_read_reg(venc, VENC_REV_ID) & 0xff);
	dev_dbg(dev, "OMAP VENC rev %d\n", rev_id);

	venc_runtime_put(venc);

	venc->debugfs = dss_debugfs_create_file(dss, "venc", venc_dump_regs,
						venc);

	return 0;
}

static void venc_unbind(struct device *dev, struct device *master, void *data)
{
	struct venc_device *venc = dev_get_drvdata(dev);

	dss_debugfs_remove_file(venc->debugfs);
}

static const struct component_ops venc_component_ops = {
	.bind	= venc_bind,
	.unbind	= venc_unbind,
};

/* -----------------------------------------------------------------------------
 * Probe & Remove, Suspend & Resume
 */

807
static int venc_init_output(struct venc_device *venc)
808
{
809
	struct omap_dss_device *out = &venc->output;
810
	int r;
811

812 813
	venc_bridge_init(venc);

814
	out->dev = &venc->pdev->dev;
815
	out->id = OMAP_DSS_OUTPUT_VENC;
816
	out->type = OMAP_DISPLAY_TYPE_VENC;
Tomi Valkeinen's avatar
Tomi Valkeinen committed
817
	out->name = "venc.0";
818
	out->dispc_channel = OMAP_DSS_CHANNEL_DIGIT;
819
	out->ops = &venc_ops;
820
	out->owner = THIS_MODULE;
821
	out->of_port = 0;
822
	out->ops_flags = OMAP_DSS_DEVICE_OP_MODES;
823

824 825 826
	r = omapdss_device_init_output(out, &venc->bridge);
	if (r < 0) {
		venc_bridge_cleanup(venc);
827
		return r;
828
	}
829

830
	omapdss_device_register(out);
831 832

	return 0;
833 834
}

835
static void venc_uninit_output(struct venc_device *venc)
836
{
837
	omapdss_device_unregister(&venc->output);
838
	omapdss_device_cleanup_output(&venc->output);
839 840

	venc_bridge_cleanup(venc);
841 842
}

843
static int venc_probe_of(struct venc_device *venc)
844
{
845
	struct device_node *node = venc->pdev->dev.of_node;
846 847 848 849
	struct device_node *ep;
	u32 channels;
	int r;

850
	ep = of_graph_get_endpoint_by_regs(node, 0, 0);
851 852 853
	if (!ep)
		return 0;

854
	venc->invert_polarity = of_property_read_bool(ep, "ti,invert-polarity");
855 856 857

	r = of_property_read_u32(ep, "ti,channels", &channels);
	if (r) {
858
		dev_err(&venc->pdev->dev,
859 860 861 862 863 864
			"failed to read property 'ti,channels': %d\n", r);
		goto err;
	}

	switch (channels) {
	case 1:
865
		venc->type = OMAP_DSS_VENC_TYPE_COMPOSITE;
866 867
		break;
	case 2:
868
		venc->type = OMAP_DSS_VENC_TYPE_SVIDEO;
869 870
		break;
	default:
871 872
		dev_err(&venc->pdev->dev, "bad channel propert '%d'\n",
			channels);
873 874 875 876 877 878 879
		r = -EINVAL;
		goto err;
	}

	of_node_put(ep);

	return 0;
880

881 882
err:
	of_node_put(ep);
883
	return r;
884 885
}

886 887 888 889 890 891
static const struct soc_device_attribute venc_soc_devices[] = {
	{ .machine = "OMAP3[45]*" },
	{ .machine = "AM35*" },
	{ /* sentinel */ }
};

892
static int venc_probe(struct platform_device *pdev)
893
{
894
	struct venc_device *venc;
895
	struct resource *venc_mem;
896
	int r;
897

898 899 900 901 902
	venc = kzalloc(sizeof(*venc), GFP_KERNEL);
	if (!venc)
		return -ENOMEM;

	venc->pdev = pdev;
903 904

	platform_set_drvdata(pdev, venc);
905

906 907
	/* The OMAP34xx, OMAP35xx and AM35xx VENC require the TV DAC clock. */
	if (soc_device_match(venc_soc_devices))
908
		venc->requires_tv_dac_clk = true;
909

910
	venc->config = &venc_config_pal_trm;
911

912 913 914 915 916 917
	venc_mem = platform_get_resource(venc->pdev, IORESOURCE_MEM, 0);
	venc->base = devm_ioremap_resource(&pdev->dev, venc_mem);
	if (IS_ERR(venc->base)) {
		r = PTR_ERR(venc->base);
		goto err_free;
	}
918

919 920 921 922 923 924 925 926
	venc->vdda_dac_reg = devm_regulator_get(&pdev->dev, "vdda");
	if (IS_ERR(venc->vdda_dac_reg)) {
		r = PTR_ERR(venc->vdda_dac_reg);
		if (r != -EPROBE_DEFER)
			DSSERR("can't get VDDA_DAC regulator\n");
		goto err_free;
	}

927
	r = venc_get_clocks(venc);
928
	if (r)
929
		goto err_free;
930

931
	r = venc_probe_of(venc);
932 933
	if (r)
		goto err_free;
934

935
	pm_runtime_enable(&pdev->dev);
936

937 938 939
	r = venc_init_output(venc);
	if (r)
		goto err_pm_disable;
940

941 942 943 944
	r = component_add(&pdev->dev, &venc_component_ops);
	if (r)
		goto err_uninit_output;

945
	return 0;
946

947 948
err_uninit_output:
	venc_uninit_output(venc);
949
err_pm_disable:
950
	pm_runtime_disable(&pdev->dev);
951 952
err_free:
	kfree(venc);
953
	return r;
954 955
}

956
static int venc_remove(struct platform_device *pdev)
957
{
958
	struct venc_device *venc = platform_get_drvdata(pdev);
959

960
	component_del(&pdev->dev, &venc_component_ops);
961

962
	venc_uninit_output(venc);
963

964
	pm_runtime_disable(&pdev->dev);
965 966

	kfree(venc);
967 968 969
	return 0;
}

970 971
static int venc_runtime_suspend(struct device *dev)
{
972 973 974 975
	struct venc_device *venc = dev_get_drvdata(dev);

	if (venc->tv_dac_clk)
		clk_disable_unprepare(venc->tv_dac_clk);
976 977 978 979 980 981

	return 0;
}

static int venc_runtime_resume(struct device *dev)
{
982
	struct venc_device *venc = dev_get_drvdata(dev);
983

984 985
	if (venc->tv_dac_clk)
		clk_prepare_enable(venc->tv_dac_clk);
986 987 988 989 990 991 992 993 994

	return 0;
}

static const struct dev_pm_ops venc_pm_ops = {
	.runtime_suspend = venc_runtime_suspend,
	.runtime_resume = venc_runtime_resume,
};

995 996 997 998 999 1000 1001
static const struct of_device_id venc_of_match[] = {
	{ .compatible = "ti,omap2-venc", },
	{ .compatible = "ti,omap3-venc", },
	{ .compatible = "ti,omap4-venc", },
	{},
};

1002
struct platform_driver omap_venchw_driver = {
1003 1004
	.probe		= venc_probe,
	.remove		= venc_remove,
1005 1006
	.driver         = {
		.name   = "omapdss_venc",
1007
		.pm	= &venc_pm_ops,
1008
		.of_match_table = venc_of_match,
1009
		.suppress_bind_attrs = true,
1010 1011
	},
};