daifflags.h 2.67 KB
Newer Older
1
/* SPDX-License-Identifier: GPL-2.0-only */
2 3 4 5 6 7 8 9
/*
 * Copyright (C) 2017 ARM Ltd.
 */
#ifndef __ASM_DAIFFLAGS_H
#define __ASM_DAIFFLAGS_H

#include <linux/irqflags.h>

10
#include <asm/arch_gicv3.h>
11
#include <asm/barrier.h>
12 13
#include <asm/cpufeature.h>

14 15
#define DAIF_PROCCTX		0
#define DAIF_PROCCTX_NOIRQ	PSR_I_BIT
16
#define DAIF_ERRCTX		(PSR_I_BIT | PSR_A_BIT)
17 18
#define DAIF_MASK		(PSR_D_BIT | PSR_A_BIT | PSR_I_BIT | PSR_F_BIT)

19

20 21 22
/* mask/save/unmask/restore all exceptions, including interrupts. */
static inline void local_daif_mask(void)
{
23 24 25 26
	WARN_ON(system_has_prio_mask_debugging() &&
		(read_sysreg_s(SYS_ICC_PMR_EL1) == (GIC_PRIO_IRQOFF |
						    GIC_PRIO_PSR_I_SET)));

27 28 29 30 31
	asm volatile(
		"msr	daifset, #0xf		// local_daif_mask\n"
		:
		:
		: "memory");
32 33 34 35 36

	/* Don't really care for a dsb here, we don't intend to enable IRQs */
	if (system_uses_irq_prio_masking())
		gic_write_pmr(GIC_PRIO_IRQON | GIC_PRIO_PSR_I_SET);

37 38 39 40 41 42 43
	trace_hardirqs_off();
}

static inline unsigned long local_daif_save(void)
{
	unsigned long flags;

44 45 46 47
	flags = read_sysreg(daif);

	if (system_uses_irq_prio_masking()) {
		/* If IRQs are masked with PMR, reflect it in the flags */
48
		if (read_sysreg_s(SYS_ICC_PMR_EL1) != GIC_PRIO_IRQON)
49 50
			flags |= PSR_I_BIT;
	}
51

52 53 54 55 56 57 58
	local_daif_mask();

	return flags;
}

static inline void local_daif_restore(unsigned long flags)
{
59 60
	bool irq_disabled = flags & PSR_I_BIT;

61 62 63
	WARN_ON(system_has_prio_mask_debugging() &&
		!(read_sysreg(daif) & PSR_I_BIT));

64
	if (!irq_disabled) {
65
		trace_hardirqs_on();
66

67
		if (system_uses_irq_prio_masking()) {
68
			gic_write_pmr(GIC_PRIO_IRQON);
69
			pmr_sync();
70 71 72 73 74
		}
	} else if (system_uses_irq_prio_masking()) {
		u64 pmr;

		if (!(flags & PSR_A_BIT)) {
75
			/*
76 77
			 * If interrupts are disabled but we can take
			 * asynchronous errors, we can take NMIs
78
			 */
79 80 81 82
			flags &= ~PSR_I_BIT;
			pmr = GIC_PRIO_IRQOFF;
		} else {
			pmr = GIC_PRIO_IRQON | GIC_PRIO_PSR_I_SET;
83
		}
84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104

		/*
		 * There has been concern that the write to daif
		 * might be reordered before this write to PMR.
		 * From the ARM ARM DDI 0487D.a, section D1.7.1
		 * "Accessing PSTATE fields":
		 *   Writes to the PSTATE fields have side-effects on
		 *   various aspects of the PE operation. All of these
		 *   side-effects are guaranteed:
		 *     - Not to be visible to earlier instructions in
		 *       the execution stream.
		 *     - To be visible to later instructions in the
		 *       execution stream
		 *
		 * Also, writes to PMR are self-synchronizing, so no
		 * interrupts with a lower priority than PMR is signaled
		 * to the PE after the write.
		 *
		 * So we don't need additional synchronization here.
		 */
		gic_write_pmr(pmr);
105 106 107
	}

	write_sysreg(flags, daif);
108

109
	if (irq_disabled)
110 111 112 113
		trace_hardirqs_off();
}

#endif