Sets the appropriate L2-cache latencies for the SOCFPGA platform.
Signed-off-by: Dinh Nguyen <dinguyen@altera.com>