Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
07f0a148
Commit
07f0a148
authored
Jul 04, 2004
by
Linus Torvalds
Browse files
Options
Browse Files
Download
Plain Diff
Merge
bk://drm.bkbits.net/drm-2.6
into ppc970.osdl.org:/home/torvalds/v2.6/linux
parents
8feceb00
930e06f4
Changes
3
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
3 additions
and
3 deletions
+3
-3
drivers/char/drm/Kconfig
drivers/char/drm/Kconfig
+1
-1
drivers/char/drm/radeon.h
drivers/char/drm/radeon.h
+1
-1
drivers/char/drm/radeon_state.c
drivers/char/drm/radeon_state.c
+1
-1
No files found.
drivers/char/drm/Kconfig
View file @
07f0a148
...
@@ -76,7 +76,7 @@ config DRM_SIS
...
@@ -76,7 +76,7 @@ config DRM_SIS
tristate "SiS video cards"
tristate "SiS video cards"
depends on DRM && AGP
depends on DRM && AGP
help
help
Choose this option if you have a SiS 630 or compatib
el
video
Choose this option if you have a SiS 630 or compatib
le
video
chipset. If M is selected the module will be called sis. AGP
chipset. If M is selected the module will be called sis. AGP
support is required for this driver to work.
support is required for this driver to work.
drivers/char/drm/radeon.h
View file @
07f0a148
drivers/char/drm/radeon_state.c
View file @
07f0a148
...
@@ -563,7 +563,7 @@ static struct {
...
@@ -563,7 +563,7 @@ static struct {
{
R200_PP_CUBIC_OFFSET_F1_5
,
5
,
"R200_PP_CUBIC_OFFSET_F1_5"
},
{
R200_PP_CUBIC_OFFSET_F1_5
,
5
,
"R200_PP_CUBIC_OFFSET_F1_5"
},
{
RADEON_PP_TEX_SIZE_0
,
2
,
"RADEON_PP_TEX_SIZE_0"
},
{
RADEON_PP_TEX_SIZE_0
,
2
,
"RADEON_PP_TEX_SIZE_0"
},
{
RADEON_PP_TEX_SIZE_1
,
2
,
"RADEON_PP_TEX_SIZE_1"
},
{
RADEON_PP_TEX_SIZE_1
,
2
,
"RADEON_PP_TEX_SIZE_1"
},
{
RADEON_PP_TEX_SIZE_2
,
2
,
"RADEON_PP_TEX_SIZE_
1
"
},
{
RADEON_PP_TEX_SIZE_2
,
2
,
"RADEON_PP_TEX_SIZE_
2
"
},
{
R200_RB3D_BLENDCOLOR
,
3
,
"R200_RB3D_BLENDCOLOR"
},
{
R200_RB3D_BLENDCOLOR
,
3
,
"R200_RB3D_BLENDCOLOR"
},
};
};
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment