Commit 0d317ce9 authored by Chris Wilson's avatar Chris Wilson

drm/i915: Use simplest form for flushing the single cacheline in the HWS

Rather than call a function to compute the matching cachelines and
clflush them, just call the clflush *instruction* directly. We also know
that we can use the unpatched plain clflush rather than the clflushopt
alternative.
Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Cc: Mika Kuoppala <mika.kuoppala@intel.com>
Cc: Imre Deak <imre.deak@intel.com>
Reviewed-by: default avatarMika Kuoppala <mika.kuoppala@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1460195877-20520-4-git-send-email-chris@chris-wilson.co.uk
parent 12471ba8
...@@ -385,8 +385,9 @@ intel_ring_sync_index(struct intel_engine_cs *engine, ...@@ -385,8 +385,9 @@ intel_ring_sync_index(struct intel_engine_cs *engine,
static inline void static inline void
intel_flush_status_page(struct intel_engine_cs *engine, int reg) intel_flush_status_page(struct intel_engine_cs *engine, int reg)
{ {
drm_clflush_virt_range(&engine->status_page.page_addr[reg], mb();
sizeof(uint32_t)); clflush(&engine->status_page.page_addr[reg]);
mb();
} }
static inline u32 static inline u32
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment