Commit 1aa2b278 authored by David Daney's avatar David Daney Committed by Ralf Baechle

MIPS: Octeon: Support 256 MSI on PCIe

Signed-off-by: default avatarDavid Daney <ddaney@caviumnetworks.com>
To: linux-mips@linux-mips.org
Patchwork: http://patchwork.linux-mips.org/patch/1507/Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 0c2f4551
...@@ -172,7 +172,7 @@ ...@@ -172,7 +172,7 @@
#ifdef CONFIG_PCI_MSI #ifdef CONFIG_PCI_MSI
/* 152 - 215 represent the MSI interrupts 0-63 */ /* 152 - 215 represent the MSI interrupts 0-63 */
#define OCTEON_IRQ_MSI_BIT0 152 #define OCTEON_IRQ_MSI_BIT0 152
#define OCTEON_IRQ_MSI_LAST (OCTEON_IRQ_MSI_BIT0 + 63) #define OCTEON_IRQ_MSI_LAST (OCTEON_IRQ_MSI_BIT0 + 255)
#define OCTEON_IRQ_LAST (OCTEON_IRQ_MSI_LAST + 1) #define OCTEON_IRQ_LAST (OCTEON_IRQ_MSI_LAST + 1)
#else #else
......
This diff is collapsed.
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment