Commit 3bf689f9 authored by Andrzej Pietrasiewicz's avatar Andrzej Pietrasiewicz Committed by Krzysztof Kozlowski

ARM: dts: exynos: Add dwc3 SUSPHY quirk

Odroid XU4 board does not enumerate SuperSpeed devices.
This patch makes exynos5 series chips use USB SUSPHY quirk,
which solves the problem.
Signed-off-by: default avatarAndrzej Pietrasiewicz <andrzej.p@samsung.com>
Signed-off-by: default avatarKrzysztof Kozlowski <krzk@kernel.org>
parent 1cb686c0
...@@ -134,6 +134,7 @@ usbdrd_dwc3_0: dwc3@12000000 { ...@@ -134,6 +134,7 @@ usbdrd_dwc3_0: dwc3@12000000 {
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
phys = <&usbdrd_phy0 0>, <&usbdrd_phy0 1>; phys = <&usbdrd_phy0 0>, <&usbdrd_phy0 1>;
phy-names = "usb2-phy", "usb3-phy"; phy-names = "usb2-phy", "usb3-phy";
snps,dis_u3_susphy_quirk;
}; };
}; };
...@@ -154,6 +155,7 @@ usbdrd_dwc3_1: dwc3@12400000 { ...@@ -154,6 +155,7 @@ usbdrd_dwc3_1: dwc3@12400000 {
reg = <0x12400000 0x10000>; reg = <0x12400000 0x10000>;
phys = <&usbdrd_phy1 0>, <&usbdrd_phy1 1>; phys = <&usbdrd_phy1 0>, <&usbdrd_phy1 1>;
phy-names = "usb2-phy", "usb3-phy"; phy-names = "usb2-phy", "usb3-phy";
snps,dis_u3_susphy_quirk;
}; };
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment