Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
3d61b967
Commit
3d61b967
authored
Feb 23, 2014
by
Ben Skeggs
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
drm/nve0/fifo: ack pb intr individually after handling each unit
Signed-off-by:
Ben Skeggs
<
bskeggs@redhat.com
>
parent
138b873f
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
63 additions
and
66 deletions
+63
-66
drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c
drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c
+63
-66
No files found.
drivers/gpu/drm/nouveau/core/engine/fifo/nve0.c
View file @
3d61b967
...
@@ -378,6 +378,32 @@ nve0_fifo_cclass = {
...
@@ -378,6 +378,32 @@ nve0_fifo_cclass = {
* PFIFO engine
* PFIFO engine
******************************************************************************/
******************************************************************************/
static
int
nve0_fifo_swmthd
(
struct
nve0_fifo_priv
*
priv
,
u32
chid
,
u32
mthd
,
u32
data
)
{
struct
nve0_fifo_chan
*
chan
=
NULL
;
struct
nouveau_handle
*
bind
;
unsigned
long
flags
;
int
ret
=
-
EINVAL
;
spin_lock_irqsave
(
&
priv
->
base
.
lock
,
flags
);
if
(
likely
(
chid
>=
priv
->
base
.
min
&&
chid
<=
priv
->
base
.
max
))
chan
=
(
void
*
)
priv
->
base
.
channel
[
chid
];
if
(
unlikely
(
!
chan
))
goto
out
;
bind
=
nouveau_namedb_get_class
(
nv_namedb
(
chan
),
0x906e
);
if
(
likely
(
bind
))
{
if
(
!
mthd
||
!
nv_call
(
bind
->
object
,
mthd
,
data
))
ret
=
0
;
nouveau_namedb_put
(
bind
);
}
out:
spin_unlock_irqrestore
(
&
priv
->
base
.
lock
,
flags
);
return
ret
;
}
static
const
struct
nouveau_enum
nve0_fifo_sched_reason
[]
=
{
static
const
struct
nouveau_enum
nve0_fifo_sched_reason
[]
=
{
{
0x0a
,
"CTXSW_TIMEOUT"
},
{
0x0a
,
"CTXSW_TIMEOUT"
},
{}
{}
...
@@ -484,40 +510,6 @@ static const struct nouveau_enum nve0_fifo_fault_gpcclient[] = {
...
@@ -484,40 +510,6 @@ static const struct nouveau_enum nve0_fifo_fault_gpcclient[] = {
{}
{}
};
};
static
const
struct
nouveau_bitfield
nve0_fifo_pbdma_intr
[]
=
{
{
0x00000001
,
"MEMREQ"
},
{
0x00000002
,
"MEMACK_TIMEOUT"
},
{
0x00000004
,
"MEMACK_EXTRA"
},
{
0x00000008
,
"MEMDAT_TIMEOUT"
},
{
0x00000010
,
"MEMDAT_EXTRA"
},
{
0x00000020
,
"MEMFLUSH"
},
{
0x00000040
,
"MEMOP"
},
{
0x00000080
,
"LBCONNECT"
},
{
0x00000100
,
"LBREQ"
},
{
0x00000200
,
"LBACK_TIMEOUT"
},
{
0x00000400
,
"LBACK_EXTRA"
},
{
0x00000800
,
"LBDAT_TIMEOUT"
},
{
0x00001000
,
"LBDAT_EXTRA"
},
{
0x00002000
,
"GPFIFO"
},
{
0x00004000
,
"GPPTR"
},
{
0x00008000
,
"GPENTRY"
},
{
0x00010000
,
"GPCRC"
},
{
0x00020000
,
"PBPTR"
},
{
0x00040000
,
"PBENTRY"
},
{
0x00080000
,
"PBCRC"
},
{
0x00100000
,
"XBARCONNECT"
},
{
0x00200000
,
"METHOD"
},
{
0x00400000
,
"METHODCRC"
},
{
0x00800000
,
"DEVICE"
},
{
0x02000000
,
"SEMAPHORE"
},
{
0x04000000
,
"ACQUIRE"
},
{
0x08000000
,
"PRI"
},
{
0x20000000
,
"NO_CTXSW_SEG"
},
{
0x40000000
,
"PBSEG"
},
{
0x80000000
,
"SIGNATURE"
},
{}
};
static
void
static
void
nve0_fifo_intr_sched
(
struct
nve0_fifo_priv
*
priv
)
nve0_fifo_intr_sched
(
struct
nve0_fifo_priv
*
priv
)
{
{
...
@@ -590,31 +582,39 @@ nve0_fifo_intr_fault(struct nve0_fifo_priv *priv, int unit)
...
@@ -590,31 +582,39 @@ nve0_fifo_intr_fault(struct nve0_fifo_priv *priv, int unit)
nouveau_engctx_put
(
engctx
);
nouveau_engctx_put
(
engctx
);
}
}
static
int
static
const
struct
nouveau_bitfield
nve0_fifo_pbdma_intr
[]
=
{
nve0_fifo_swmthd
(
struct
nve0_fifo_priv
*
priv
,
u32
chid
,
u32
mthd
,
u32
data
)
{
0x00000001
,
"MEMREQ"
},
{
{
0x00000002
,
"MEMACK_TIMEOUT"
},
struct
nve0_fifo_chan
*
chan
=
NULL
;
{
0x00000004
,
"MEMACK_EXTRA"
},
struct
nouveau_handle
*
bind
;
{
0x00000008
,
"MEMDAT_TIMEOUT"
},
unsigned
long
flags
;
{
0x00000010
,
"MEMDAT_EXTRA"
},
int
ret
=
-
EINVAL
;
{
0x00000020
,
"MEMFLUSH"
},
{
0x00000040
,
"MEMOP"
},
spin_lock_irqsave
(
&
priv
->
base
.
lock
,
flags
);
{
0x00000080
,
"LBCONNECT"
},
if
(
likely
(
chid
>=
priv
->
base
.
min
&&
chid
<=
priv
->
base
.
max
))
{
0x00000100
,
"LBREQ"
},
chan
=
(
void
*
)
priv
->
base
.
channel
[
chid
];
{
0x00000200
,
"LBACK_TIMEOUT"
},
if
(
unlikely
(
!
chan
))
{
0x00000400
,
"LBACK_EXTRA"
},
goto
out
;
{
0x00000800
,
"LBDAT_TIMEOUT"
},
{
0x00001000
,
"LBDAT_EXTRA"
},
bind
=
nouveau_namedb_get_class
(
nv_namedb
(
chan
),
0x906e
);
{
0x00002000
,
"GPFIFO"
},
if
(
likely
(
bind
))
{
{
0x00004000
,
"GPPTR"
},
if
(
!
mthd
||
!
nv_call
(
bind
->
object
,
mthd
,
data
))
{
0x00008000
,
"GPENTRY"
},
ret
=
0
;
{
0x00010000
,
"GPCRC"
},
nouveau_namedb_put
(
bind
);
{
0x00020000
,
"PBPTR"
},
}
{
0x00040000
,
"PBENTRY"
},
{
0x00080000
,
"PBCRC"
},
out:
{
0x00100000
,
"XBARCONNECT"
},
spin_unlock_irqrestore
(
&
priv
->
base
.
lock
,
flags
);
{
0x00200000
,
"METHOD"
},
return
ret
;
{
0x00400000
,
"METHODCRC"
},
}
{
0x00800000
,
"DEVICE"
},
{
0x02000000
,
"SEMAPHORE"
},
{
0x04000000
,
"ACQUIRE"
},
{
0x08000000
,
"PRI"
},
{
0x20000000
,
"NO_CTXSW_SEG"
},
{
0x40000000
,
"PBSEG"
},
{
0x80000000
,
"SIGNATURE"
},
{}
};
static
void
static
void
nve0_fifo_intr_pbdma
(
struct
nve0_fifo_priv
*
priv
,
int
unit
)
nve0_fifo_intr_pbdma
(
struct
nve0_fifo_priv
*
priv
,
int
unit
)
...
@@ -731,15 +731,12 @@ nve0_fifo_intr(struct nouveau_subdev *subdev)
...
@@ -731,15 +731,12 @@ nve0_fifo_intr(struct nouveau_subdev *subdev)
if
(
stat
&
0x20000000
)
{
if
(
stat
&
0x20000000
)
{
u32
mask
=
nv_rd32
(
priv
,
0x0025a0
);
u32
mask
=
nv_rd32
(
priv
,
0x0025a0
);
u32
temp
=
mask
;
while
(
mask
)
{
u32
unit
=
__ffs
(
mask
);
while
(
temp
)
{
u32
unit
=
ffs
(
temp
)
-
1
;
nve0_fifo_intr_pbdma
(
priv
,
unit
);
nve0_fifo_intr_pbdma
(
priv
,
unit
);
temp
&=
~
(
1
<<
unit
);
nv_wr32
(
priv
,
0x0025a0
,
(
1
<<
unit
));
mask
&=
~
(
1
<<
unit
);
}
}
nv_wr32
(
priv
,
0x0025a0
,
mask
);
stat
&=
~
0x20000000
;
stat
&=
~
0x20000000
;
}
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment