Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
41474e6b
Commit
41474e6b
authored
Oct 01, 2004
by
Linus Torvalds
Browse files
Options
Browse Files
Download
Plain Diff
Merge
bk://bk.arm.linux.org.uk/linux-2.6-rmk
into ppc970.osdl.org:/home/torvalds/v2.6/linux
parents
49b72ae7
fdb9b087
Changes
6
Hide whitespace changes
Inline
Side-by-side
Showing
6 changed files
with
16 additions
and
11 deletions
+16
-11
arch/arm/mach-pxa/sleep.S
arch/arm/mach-pxa/sleep.S
+2
-0
arch/arm/mach-s3c2410/gpio.c
arch/arm/mach-s3c2410/gpio.c
+7
-9
arch/arm/mm/abort-ev5tj.S
arch/arm/mm/abort-ev5tj.S
+0
-1
drivers/char/watchdog/sa1100_wdt.c
drivers/char/watchdog/sa1100_wdt.c
+4
-0
include/asm-arm/arch-pxa/serial.h
include/asm-arm/arch-pxa/serial.h
+1
-0
include/asm-arm/arch-s3c2410/bast-irq.h
include/asm-arm/arch-s3c2410/bast-irq.h
+2
-1
No files found.
arch/arm/mach-pxa/sleep.S
View file @
41474e6b
...
...
@@ -16,6 +16,8 @@
#include <asm/assembler.h>
#include <asm/hardware.h>
#include <asm/arch/pxa-regs.h>
.
text
/*
...
...
arch/arm/mach-s3c2410/gpio.c
View file @
41474e6b
...
...
@@ -23,6 +23,7 @@
* 13-Sep-2004 BJD Implemented change of MISCCR
* 14-Sep-2004 BJD Added getpin call
* 14-Sep-2004 BJD Fixed bug in setpin() call
* 30-Sep-2004 BJD Fixed cfgpin() mask bug
*/
...
...
@@ -40,23 +41,20 @@
void
s3c2410_gpio_cfgpin
(
unsigned
int
pin
,
unsigned
int
function
)
{
unsigned
long
base
=
S3C2410_GPIO_BASE
(
pin
);
unsigned
long
shift
=
1
;
unsigned
long
mask
=
3
;
unsigned
long
mask
;
unsigned
long
con
;
unsigned
long
flags
;
if
(
pin
<
S3C2410_GPIO_BANKB
)
{
shift
=
0
;
mask
=
1
;
mask
=
1
<<
S3C2410_GPIO_OFFSET
(
pin
);
}
else
{
mask
=
3
<<
S3C2410_GPIO_OFFSET
(
pin
)
*
2
;
}
mask
<<=
S3C2410_GPIO_OFFSET
(
pin
);
local_irq_save
(
flags
);
con
=
__raw_readl
(
base
+
0x00
);
con
&=
mask
<<
shift
;
con
=
__raw_readl
(
base
+
0x00
);
con
&=
~
mask
;
con
|=
function
;
__raw_writel
(
con
,
base
+
0x00
);
...
...
arch/arm/mm/abort-ev5tj.S
View file @
41474e6b
...
...
@@ -23,7 +23,6 @@ ENTRY(v5tj_early_abort)
mrc
p15
,
0
,
r0
,
c6
,
c0
,
0
@
get
FAR
bic
r1
,
r1
,
#
1
<<
11
|
1
<<
10
@
clear
bits
11
and
10
of
FSR
tst
r3
,
#
PSR_J_BIT
@
Java
?
orrne
r1
,
r1
,
#
1
<<
11
@
always
assume
write
movne
pc
,
lr
tst
r3
,
#
PSR_T_BIT
@
Thumb
?
ldrneh
r3
,
[
r2
]
@
read
aborted
thumb
instruction
...
...
drivers/char/watchdog/sa1100_wdt.c
View file @
41474e6b
...
...
@@ -27,6 +27,10 @@
#include <linux/watchdog.h>
#include <linux/init.h>
#ifdef CONFIG_ARCH_PXA
#include <asm/arch/pxa-regs.h>
#endif
#include <asm/hardware.h>
#include <asm/bitops.h>
#include <asm/uaccess.h>
...
...
include/asm-arm/arch-pxa/serial.h
View file @
41474e6b
...
...
@@ -9,6 +9,7 @@
* published by the Free Software Foundation.
*/
#include <asm/arch/pxa-regs.h>
#define BAUD_BASE 921600
...
...
include/asm-arm/arch-s3c2410/bast-irq.h
View file @
41474e6b
...
...
@@ -10,6 +10,7 @@
* published by the Free Software Foundation.
*
* Changelog:
* 14-Sep-2004 BJD Fixed IRQ_USBOC definition
* 06-Jan-2003 BJD Linux 2.6.0 version
*/
...
...
@@ -18,7 +19,7 @@
/* irq numbers to onboard peripherals */
#define IRQ_USBOC IRQ_EINT1
9
#define IRQ_USBOC IRQ_EINT1
8
#define IRQ_IDE0 IRQ_EINT16
#define IRQ_IDE1 IRQ_EINT17
#define IRQ_PCSERIAL1 IRQ_EINT15
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment