Commit 4af2b145 authored by Ralf Baechle's avatar Ralf Baechle

[MIPS] Provide empty irq_enable_hazard definition for legacy and R1 cores.

Following a strict interpretation the empty definition of irq_enable_hazard
has always been a bug - but an intentional one because it didn't bite.
This has now changed, for uniprocessor kernels mm/slab.c:do_drain()

[...]
        on_each_cpu(do_drain, cachep, 1, 1);
        check_irq_on();
[...]

may be compiled into a mtc0 c0_status; mfc0 c0_status sequence resulting
in a back-to-back hazard.
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 76e7f799
...@@ -172,6 +172,7 @@ ASMMACRO(tlb_probe_hazard, ...@@ -172,6 +172,7 @@ ASMMACRO(tlb_probe_hazard,
nop; nop; nop nop; nop; nop
) )
ASMMACRO(irq_enable_hazard, ASMMACRO(irq_enable_hazard,
_ssnop; _ssnop; _ssnop;
) )
ASMMACRO(irq_disable_hazard, ASMMACRO(irq_disable_hazard,
nop; nop; nop nop; nop; nop
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment