Commit 5ce0bad4 authored by Daniel Schultz's avatar Daniel Schultz Committed by Heiko Stuebner

ARM: dts: rockchip: Remove 1.8 GHz operation point from phycore som

Rockchip recommends to run the CPU cores only with operations points of
1.6 GHz or lower.

Removed the cpu0 node with too high operation points and use the default
values instead.

Fixes: 903d31e3 ("ARM: dts: rockchip: Add support for phyCORE-RK3288 SoM")
Cc: stable@vger.kernel.org
Signed-off-by: default avatarDaniel Schultz <d.schultz@phytec.de>
Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 7928b2cb
...@@ -110,26 +110,6 @@ vdd_misc_1v8: vdd-misc-1v8 { ...@@ -110,26 +110,6 @@ vdd_misc_1v8: vdd-misc-1v8 {
}; };
}; };
&cpu0 {
cpu0-supply = <&vdd_cpu>;
operating-points = <
/* KHz uV */
1800000 1400000
1608000 1350000
1512000 1300000
1416000 1200000
1200000 1100000
1008000 1050000
816000 1000000
696000 950000
600000 900000
408000 900000
312000 900000
216000 900000
126000 900000
>;
};
&emmc { &emmc {
status = "okay"; status = "okay";
bus-width = <8>; bus-width = <8>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment