Commit 5de47284 authored by Alexandre Belloni's avatar Alexandre Belloni Committed by Nicolas Ferre

ARM: at91/dt: sam9261: correctly define mainck

mainck (CKGR_MCFR register) is actually using main_osc (CKGR_MOR register).
Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@free-electrons.com>
Acked-by: default avatarBoris BREZILLON <boris.brezillon@free-electrons.com>
Signed-off-by: default avatarNicolas Ferre <nicolas.ferre@atmel.com>
parent 8cbff69c
...@@ -581,13 +581,19 @@ clk32k: slck { ...@@ -581,13 +581,19 @@ clk32k: slck {
clocks = <&slow_rc_osc &slow_xtal>; clocks = <&slow_rc_osc &slow_xtal>;
}; };
main: mainck { main_osc: main_osc {
compatible = "atmel,at91rm9200-clk-main"; compatible = "atmel,at91rm9200-clk-main-osc";
#clock-cells = <0>; #clock-cells = <0>;
interrupts-extended = <&pmc AT91_PMC_MOSCS>; interrupts-extended = <&pmc AT91_PMC_MOSCS>;
clocks = <&main_xtal>; clocks = <&main_xtal>;
}; };
main: mainck {
compatible = "atmel,at91rm9200-clk-main";
#clock-cells = <0>;
clocks = <&main_osc>;
};
plla: pllack { plla: pllack {
compatible = "atmel,at91rm9200-clk-pll"; compatible = "atmel,at91rm9200-clk-pll";
#clock-cells = <0>; #clock-cells = <0>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment