Commit 61a60d35 authored by Palmer Dabbelt's avatar Palmer Dabbelt

RISC-V: Remove __smp_bp__{before,after}_atomic

These duplicate the asm-generic definitions are therefor aren't useful.
Signed-off-by: default avatarPalmer Dabbelt <palmer@sifive.com>
parent 8286d51a
...@@ -38,21 +38,6 @@ ...@@ -38,21 +38,6 @@
#define smp_rmb() RISCV_FENCE(r,r) #define smp_rmb() RISCV_FENCE(r,r)
#define smp_wmb() RISCV_FENCE(w,w) #define smp_wmb() RISCV_FENCE(w,w)
/*
* These fences exist to enforce ordering around the relaxed AMOs. The
* documentation defines that
* "
* atomic_fetch_add();
* is equivalent to:
* smp_mb__before_atomic();
* atomic_fetch_add_relaxed();
* smp_mb__after_atomic();
* "
* So we emit full fences on both sides.
*/
#define __smb_mb__before_atomic() smp_mb()
#define __smb_mb__after_atomic() smp_mb()
/* /*
* These barriers prevent accesses performed outside a spinlock from being moved * These barriers prevent accesses performed outside a spinlock from being moved
* inside a spinlock. Since RISC-V sets the aq/rl bits on our spinlock only * inside a spinlock. Since RISC-V sets the aq/rl bits on our spinlock only
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment